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1. SUMMARY O F  EFFORT DURING THE ENTIRE PROGRAM 
Thi s  r e p o r t  summar izes  the p r o g r e s s  during a one yea r  p r o g r a m  
These to study nondissipative solar  a r r a y  optimum charge regulators .  
regula tors  a r e  capable of efficiently coupling a spacecraf t  so la r  a r r a y  to 
a spacecraf t  type battery.  
min imize  spacecraf t  size and weight. 
maintaining solar  panel operation at the maximum power point using non- 
diss ipat ive switching technique s. 
Efficient use  of all power i s  necessa ry  to 
The method studied w a s  that of 
During the first quar te r ,  r e s e a r c h  in the a r e a  of optimum coupling 
and control  techniques w a s  performed in  conjunction with the study of 
l inear  v e r s u s  switching operation. Based  on the study a n  ex t r ema l  seeking 
control ler  w a s  found to  be the bes t  m e a n s  by which optimum power t r ans fe r  
could be realized. 
c ra f t  ba t te ry  charge regulator .  
design was  presented,  which was  based on a switching regulator  with a n  
e x t r e m a l  seeking control ler .  
This  type of control is utilized in the Surveyor space-  
As a r e su l t  of the study, a general ized 
During the next t h ree  qua r t e r s  of the p rogram,  this  design w a s  
c a r r i e d  to completion with the construction of a 50-watt single phase 
regulator ,  and a 250-watt 2 phase regulator.  
a r e  shown in F igu res  1-1 and 1-2.  
done during the last two qua r t e r s .  
theoret ical  design and to insure  proper  operation over  all possible environ-  
mental. ex t r emes .  
Photographs of these units 
Complete tes t ingof these twouni t swere  
These t e s t s  w e r e  run to ver i fy  the 
Testing was  per formed over  a t empera tu re  range of 
- 40OC to t 7 O O C .  
In addition to the circui t  study, r e s e a r c h  w a s  per formed to de te rmine  
the types of bat tery sys t ems  that could be  effectively utilized. 
conditions w e r e  der ived and bat ter ies  w e r e  selected which would m e e t  the 
given per formance  requirements .  
sensing of optimum charge were  also investigated. 
Orbi ta l  
Battery charge devices  to p e r m i t  
Three  types of ba t te r ies  were  selected for  evaluation. These were  
s i lver  cadmium, s i lver  zinc, and nickel cadmium. The charging efficiency 
of these ba t t e r i e s  was  tes ted as  a function of a - c  and d-c  charging cu r ren t  
i n  o r d e r  to de te rmine  the effects on their  performance.  
1- 1 
In order  to facil i tate the testing of the regulator  c i rcu i t s ,  a so la r  
panel simulator and a ba t te ry  s imulator  were  constructed.  These units 
were  designed to provide all of the conditions specified to t e s t  the regu-  
l a to r s  for  proper  operation. 
Figure 1- 1. 50-watt OCR breadboard. 
1.1 SUMMARY O F  RESULTS 
Complete testing of the 50-watt and 250-watt regula tors  indicated 
stability of operation over  a l l  of the e x t r e m e s  of input/output conditions 
and environment. In par t icular  operation of 50-watt unit during the - 30 
percent  power t rans ien t  was  ve ry  satisfactory.  Stable tracking of the 
maximum power point during this  condition was observed. Noise im- 
munity of both regula tors  was  observed to  be v e r y  high and switching 
loads on their  outputs had no effect on operation. 
Power t r a n s f e r  efficiency of the breadboard models  w a s  somewhat 
F o r  the 50 -watt regulator ,  the 80-percent  efficiency l e s s  than des i red .  
goal could be m e t  by proceeding with the proposed improvements  a s  des -  
cr ibed in Section 4. 2. 
the switching choke were  found to be the pr ime contributor in causing 
the efficiency to fall below the goal of 90 percent.  
problem will be made during the advanced program.  
In the case of the 250-watt regulator ,  l o s s e s  in 
F u r t h e r  study of this  
Comparison of actual  c i rcui t  operation with the theoret ical  model 
indicated close correl la t ion between the measu red  operating p a r a m e t e r s  
and those calculated f rom the design equations. 
The bat tery study indicated that a - c  charging cu r ren t s  had ve ry  
l i t t le or  no effect upon bat tery efficiency. 
f requencies  were  used on the three types of ce l l s  tes ted and there  appeared 
to be no l o s s  of charging efficiency due to these a - c  var ia t ions.  
Charging c u r r e n t s  of var ious  
A~lft-loR 
1.2 GENERAL DISCUSSION 
Befo re  proceeding to the design section, i t  is  necessa ry  to es tabl ish 
c r i t e r i a  for  determining whether an optimum charge regulator  would be of 
benefit to a given system. 
ing the question: I s  the size and weight of a sys tem without an  OCR grea t e r  
than that  with an  OCR? 
ficiency since the so la r  panel size would have to inc rease  a s  the coupling 
efficiency for  a specified bat tery load decreased .  Also, a s  the efficiency 
decreased ,  the sys tem the rma l  design problems would be increased.  A 
l a r g e r  radiator  would be required to solve this  problem. 
Basically th i s  reduces  to the problem of answer -  
Power system size and weight can be re la ted  to e f -  
1-3  
With unit emissivi ty  and no solar  loading, one squa re  foot of r ad ia -  
t o r  can t ransfer  57. 3 watts  to space. 
244 lbs/kw. 
solar  panel has  a weight of 230 lbs/kw. F o r  a 50 pe rcen t  efficient s y s -  
tem required to del iver  50 wat t s  to a bat tery,  the assoc ia ted  weight in-  
c r e a s e  due to this inefficiency would be 23. 2pounds. F o r  a n  equivalent 
bat tery load, i f  an  80-percent  efficient OCR were  employed, then a 6 -  
pound increase  in solar  panel and rad ia tor  weight would be required.  
The weight of the OCR would be about 5 pounds. 
a weight savings of 12. 2 pounds over  the 50-percent  efficient sys tem.  
The assoc ia ted  weight factor  i s  
This  a s s u m e s  a rad ia tor  t empera tu re  of 5OOC. A typical 
This  would r e p r e s e n t  
On the other hand, i f  the solar  panel maximum power point over  
its en t i re  life did not va ry  considerably,  it would be m o r e  efficient to 
ta i lor  the solar  panel and bat tery to each  other  and d i r ec t  couple them. 
The tradeoffs a r e  many and va ry  f r o m  sys tem to sys t em but it i s  evident 
that efficiency is  a p r ime  factor.  
I 
I 
1 
1 
1 
I 
1 
1 
1 
1 
I 
1 
1 
1 
I I 
I 
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2. TECHNICAL DISCUSSION 
This section is devoted to developing the design c r i t e r i a  associated 
with the concept of power t r ans fe r  and control.  
of t r ans fe r r ing  power f r o m  the solar  panel to the bat tery,  and a l so  de -  
s c r i b e s  the technique for  optimum control. 
determining all c r i t i ca l  c i rcu i t  pa rame te r s  a r e  derived. 
It descr ibes  the method 
The design equations for 
The bas ic  power t ransfer  and control is per formed by a sys tem 
which can be descr ibed by the block d iagram of Figure 2-1.  
panel is coupled to the bat tery by the power switching circui t .  
power t r ans fe r r ed  by the switching c i rcu i t  is a function of i t s  switching 
duty cycle which is controlled by the optimum control ler .  It senses  the 
ba t te ry  cu r ren t  and modifies the duty cycle of the switching c i rcu i t  in a 
manner which maximizes  the battery cur ren t .  
The so lar  
The 
POWER 
SWITCHING 
CIRCUIT 
BATTERY SENSING 
SOLAR 
PANEL 
7 
OPTIMUM 
CONTROLLER 
Figure 2-  1. Generalized sys t em block 
diagram. 
2 .1  POWER TRANSFER MECHANISM 
The basic  mechanism for efficient power t ransfer  f rom the so la r  
panel to the bat tery is that of energy s torage  in  an  inductor during the 
f i r s t  portion of a switching cycle and then the r e l ease  of this energy to 
the ba t te ry  during the next portion of the cycle. 
c i rcu i t  is shown in Figure 2-2.  
duty cycle square wave. 
energy s tored  in the choke each cycle is changed. 
The basic  switching 
Qi is dr iven  by a fixed frequency-variable  
A s  the duty cycle i s  changed, the amount of 
2- i 
c ' \  
"s P 
Figure  2-2.  Bas i c  switching 
c i r  cui t . 
01 
Figure 2 - 3  shows the cu r ren t  waveforms in  both the p r i m a r y  and 
secondary of the switching choke. 
i n  L 
f r o m  the relationship.  
As shown by this  f igure,  the c u r r e n t  
i nc reases  l inear ly  as a function of t ime and i t  can be calculated 
P 
v 
For a given duty cycle, D l ,  the amount of energy  s to red  in  the 
choke during a single per iod of oscil lation, T, is given by 
2 2 T 2  
( 2 - 2 )  
s p  Dl  
p P  P 
V 2 
E = 1/2 L (>' -Dl T )  = 1/2 L 
F igure  2 - 3 .  Switching circui t  
cu r ren t  waveforms.  
2 - 2  
If the energy s to red  during each cycle i s  given by the above r e l a -  
tionship, then the power absorbed by the choke, and finally del ivered to 
the ba t te ry  is given by 
vsp  Dl 2 T  
L P = E/T = 1/2 
P 
Since, 
1 
f 
T = -  
S 
where f = switching frequency, 
S 
2 2  then 
sp  Dl V P =  1/2 
P S  
(2-3)  
(2-4)  
(2 -5 )  
This relationship defines the amount of power drawn f rom the 
so la r  panel by a single phase regulator such as the 50-watt unit, which 
w a s  the bas i s  for one of the actual  designs. 
so la r  panel output cu r ren t  can be derived. 
F r o m  this equation the 
Since 
P = V  I 
SP SP 
then 2 
( 2 - 7 )  
vsp  Dl 
SP Lp f s  
I = 1/2 
A s  shown in F igure  2-3, the secondary cur ren t ,  12, is  a l inear ly  
The peak c u r -  
and the turns  
decreasing r amp  beginning a t  the moment Q 
ren t  of this r amp  is determined b y  the peak cu r ren t  of I 
ra t io  of the switching choke. 
voltage and the secondary inductance L 
turns  off. l 
1 
The slope is a function of the ba t te ry  
S '  
2-3 
If circuit  l o s ses  a r e  neglected, then the 
bat tery w i l l  be equal to the power drawn f rom 
P r i m a r y  
V 
2 L  f 
2 2  
Dl  p = sp  
P S  
vsp  D l  
2 
I -  s p -  2 L  P S  f -  
1 Lp fs 
v s p  Dl I (peak)  = 
power del ivered 
the so la r  panel.  
Secondary 
vB D2 
2 2  
P =  2 L f s  
S 
2 
12(AVG) = vB D2 
Ls f s  
Il (peak)  
N I (peak) = 2 
There for e ,  
2 
Ls I2 
2 T  P =  
For a given duty cycle D 2 = ( T ~  - T ~ ) / T .  The amount of 
delivered to the ba t te ry  is given by 
2 2  
vB D2 P =  
Ls f s  
to the 
( 2 - 9 )  
power 
( 2 - 1 0 )  
F r o m  this relationship the average  cu r ren t  flowing into the ba t -  
t e ry  is found to be 
(2 -1  1 )  
2 - 4  
P r i m a r y  
7 7 
V & D I L  
Q, SP 2 L  f P =  
P S  
2 
vsp Dl  @ 
Isp = 2 L f 
P S  
Secondary 
7 7 
L L  
s p  Dl 
2 L  f Q, 
V 
P =  
s s  
Il (peak)  
I (peak)  = 2 
Table 2-2.  Multiple phase switching c i rcu i t  
input/output re la t ions hips. 
1 '  
This  a l lows the so l a r  panel to operate a t  a relat ively fixed voltage and 
cu r ren t .  
The fi l ter  L l - C l  is  provided to average  the switched cu r ren t  I 
2 . 2  OPTIMUM POWER CONTROL 
Based on the relationships derived in  the l a s t  sect ion and summar ized  
in  Tables  2 -1  and 2-2, i t  can be seen that the power t r a n s f e r r e d  f r o m  the 
so l a r  panel to the ba t te ry  will be a function of the duty cycle of Q l .  A l s o  
of importance is the V - I  charac te r i s t ic  of the power sou rce  as this w i l l  
de te rmine  the manner  by which the power va r i e s  as a furiction of duty 
cycle.  
F igure  2-4 is a plot of the idea l i zedv- I  cha rac t e r i s t i c s  of var ious 
types of power sou rces .  The curves a r e  normalized with r e s p e c t  to the 
max imum power point. Curve I is a representa t ion  of a c u r r e n t  l imited 
voltage sou rce  and curve 3 is that of a voltage sou rce  with a finite s e r i e s  
impedance.  
which could be drawn between the ex t remes  of 1 and 3. 
i n t e re s t  is the fact  that  p rac t ica l  s o l a r  panel output cha rac t e r i s t i c s  a r e  
somewhat  between the l imi t s  of 1 and 3 .  
Curve 2 is representat ive of a multitude of cha rac t e r i s t i c s  
Of par t icu lar  
2-  5 
z 
H 
2 .o FOR A SOLAR PANEL 
IMPEDANCE 
1.6 
1.2 
0.8 
0.4 
Figure  2-4. Normalized V - I  
char a c te r i s t i  c for 
var ious types of 
power sou rces .  
0 0.4 0.8 1.2 I .6 2.0 
’N ‘vSP’vMP 
NOTE: Vyp AND IMP ARE VOLTAGE AND CURRENT A T  THE 
MAXIMUM POWER POINT 
Figure  2-5. Normalized plot of 
power v e r s u s  duty 
factor for the 
power sou rces  of 
Figure 2-3. 
I .4 
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“la$ 
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0.6 
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2 - 6  
If all of the p a r a m e t e r s  a r e  normalized with r e spec t  to their  
values  a t  the maximum point, P as shown in F igure  2-4, then 
mP’ 
(2-12) 
where  
vn = v /v 
SP mP 
Dn = D1/D 
mP 
A normalized plot of power versus  duty factor is  shown in F i g -  
u r e  2-5 for curves  1, 2, and 3 .  Curve 1 exhibits the most  rad ica l  
change of power for a duty factor variation, while curve 3 shows the 
mos t  gradual.  These curves indicate that in  order  to maintain very  
low hunting lo s ses  i t  w i l l  be necessary to keep . the  duty factor v a r i a -  
tions during the hunting cycle below about 5 percent  of D 
is the t e r m  used for describing the oscil lation of the regulator  about 
the maximum power point. 
Hunting 
mP 
A s  shown by Figure 2-5, a s  the duty factor is inc reased  f rom 
z e r o  the maximum power point is eventually reached.  
the power w i l l  begin to dec rease  again. 
to the bat tery,  
After this point 
In t e r m s  of the power del ivered 
P = V  I B B  (2-13) 
where  V is the bat tery voltage and IB is the average  output cu r ren t  B 
of the regulator .  i s  a constant for per iods B 
of t ime much g rea t e r  than the hunting period, the power output i s  
d i rec t ly  proportional to the output cur ren t ,  IB. 
factor is changed, the average  output c u r r e n t  w i l l  r e m a i n  direct ly  
proport ional  to the input power and i t  w i l l  vary  in  the manner descr ibed 
in  the d iagram of Figure 2-5. 
be wri t ten as: 
Since it is assumed that V 
Therefore ,  as the duty 
In other words the normalized power may 
L 
I 
ir I 
P = KI  /I = KIn 
n B mP 
(2-14) 
2-7 
where K is a constant of proportionali ty.  
Because of this relationship,  the output cu r ren t  may be sensed  to 
determine when the regulator i s  operating a t  the maximum power point. 
2.3 BASIC REGULATOR OPERATION 
Based on the r e su l t s  of the preceding section, i t  can be seen  that 
if the duty factor  of the switching c i rcu i t  is proper ly  adjusted,  then the 
regulator  can deliver the maximum available power f r o m  the so la r  panel 
a t  all t imes.  
average battery cu r ren t  since i t  is proportional to  power.  Therefore ,  
a controller which senses  the output cu r ren t  and uses  this  information 
to control the duty cycle of the switching c i rcu i t  is the bas i s  for the 
design. 
It w a s  a l so  shown that the controlling pa rame te r  is the 
A s  shown by the block d iagram of F igure  2-6, the control loop 
which adjusts the duty factor of the switching c i rcu i t  to the proper  value 
consis ts  of five functional blocks. 
these blocks a r e  shown in Figure 2-7  and they w i l l  be r e f e r r e d  to in  the 
following discussion. 
If a t  t ime t = 0, the regulator is operating a t  point P 
The output waveforms for each  of 
of the so la r  1 
panel charac te r i s t ic  shown in  Figure 2-8, and the duty factor is de -  
creasing,  the following events w i l l  occur .  
r en t  flowing into the bat tery is shown i n  F igure  2 - 7 a  at P 
increasing towards I 
P on the so la r  panel charac te r i s t ic ,  the average  bat tery cu r ren t  
w i l l  reach  a maximum and then begin decreasing.  
i s  sensed  by a sma l l  r e s i s t o r  and then this voltage i s  amplified by the 
cu r ren t  sensing amplifier (CSA). The CSA has  a low p a s s  cha rac t e r -  
i s t ic  so that i t  amplifies the average ba t te ry  cu r ren t  and r e j ec t s  the 
switching ( c a r r i e r )  frequency component. 
fed to the peak holding comparator  (PHC) which compares  the peak 
value of the CSA’s output to i t s  instantaneous value. When the CSA 
output has dropped a predetermined AV below i t s  peak, a pulse,  Vphc, 
i s  generated a s  the output of this c i rcui t .  
point P in F igure  2-8. 
The average  value of c u r -  
and it i s  
At the t ime that the operating point p a s s e s  
1 ’  
mP * 
mP 
The ba t te ry  cu r ren t  
The output of the CSA is then 
This  corresponds to the 
The pulse generated by the PHC causes  the 2 
2-8 
I 
I -  t 
I 
r 
r 
I 
b I 
SOLAR 
PANEL 
I0 - - - b BATTERY SWITCHING CIRCUIT 
Figure  2-6.  Optimum charge regulator  block diagram.  
1 
vpHc PEAK Vcsn CURRENT 
BISTABLE t HOLDING SENSING 4- “BIST INTEGRATOR tVI NT 
DUTY - FACTOR 
Figure  2-7.  Optimum charge regulator  control  waveforms.  
MODULATOR 
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COMPARATOR AMPLIFIER 
Figure  2-8. Solar panel V-I 
cha rac t e r  is t ic  . 
bistable to r e v e r s e  s ta tes  and this causes  the integrator  to begin in-  
c reas ing  the duty cycle. 
moves i t s  operating point f rom P 2  back to Pi. 
cycle is f rom Pi through P 2  and back to Pi .  
The en t i re  cycle is repeated as the regulator  
A complete hunting 
2.4 HUNTING FREQUENCY 
The time requi red  for the regulator  to complete one cycle 
(Pi-P2-Pi) is te rmed the hunting per iod o r  inversely the hunting 
frequency. 
If at  t ime t = 0, the regulator  is-operat ing a t  the maximum power 
point then the power t r ans fe r r ed  by a multiple phase regulator  can be 
wri t ten a s  
L L  
@ V s p  Dl - vB 'B 
2 L  f 7 
- P =  
P S  
(2-15)  
where 
7) = regulator  efficiency 
@ = number of phases .  
If the duty factor now dec reases  a small amount then the change 
in  bat tery cu r ren t  a s  a function of the change in duty factor and so lar  
panel voltage can be approximated as 
[D1 AV + V  AD,] - ' a p  1 
P S  'B - L f VB SP SP 
(2-16) 
2- 1 0  
AV is a function of the solar panel charac te r i s t ic  and AD is a SP 1 
function of the integrator  and duty factor modulator c i rcu i t s .  
input to the integrator  is  a s tep function, i t s  output w i l l  have the fo rm 
Since the 
AD1 = kt (2-17) 
The units of ADl a r e  volts/second/volt. This  is t rue  since the 
change in  duty factor as a function of t ime i s  re la ted  to the integrator  
output a s  a percentage of the peak-to-peak change per  switching cycle 
of the duty factor modulator comparator  voltage. 
Combining equations 2-1 6 and 2-17 and solving for the t ime r e -  
qu i red  for the operating point to shift f rom P to P yields the r e s u l t  mP 2 
AV 2 A I  L f VB - D 1  qVsp 
- B P S  SP 
2 t -  
P2  WSP D1 K O  
(2-18) 
It mus t  be noted that since both the duty factor  and the average  
ba t te ry  cu r ren t  a r e  decreasing,  there a r e  negative signs assoc ia ted  
with K and AIB. 
Assuming complete symmetry  for each half cycle (P -P -P 
-Pi-P 
m P  mP 
mP 2 mP 
and P ) the hunting frequency is found to be 
-h 4[AI L f VB - Dl L qVsp AVsp] 
€3 P S  
(2-19)  
2 . 5  SWITCHING FREQUENCY SELECTION 
There  a r e  seve ra l  c r i t e r i a  for switching frequency selection. 
Selection of the proper  frequency of switching is important  because 
i f  i t  is too high efficiency w i l l  suffer, while i f  i t  is too low, s ize  and 
weight w i l l  be the penalty. 
Upon examination of the equations in Tables 2-1 and 2-2, i t  can be 
seen  that the product of f s  and L 
so lar  panel and a fixed maximum power point, i f  f is decreased ,  then 
occurs  in all of them. With a given 
P 
S 
2-  11 
L mus t  be increased o r  D 
equation. 
this component. If D 
which resu l t s  in  increased  lo s ses .  
mus t  be dec reased  in  o rde r  to sat isfy the 
means  a n  inc rease  i n  s ize  and weight of 
is decreased ,  the peak cu r ren t ,  I i ,  i n c r e a s e s  
P 1 
An inc rease  in L 
P 
1 
On the other end of the scale ,  i f  f is increased ,  L can be de-  
S P 
c reased  thereby reducing i t s  s ize  and weight. 
penalt ies which r e su l t  in lowered efficiency. The f i r s t  is due to in-  
c r eased  core lo s ses  in  the switching choke due to the inc reased  f r e -  
quency. The second is due to t r ans i s to r  switching l o s s e s .  
main  power t r ans i s to r ,  Q,, has  an  inductive load line when i t  t u rns  
"off", the waveforms of F igure  2-9 can be used to calculate the switch- 
ing l o s s .  
However, there  are two 
Since the 
F r o m  these i t  is  found that 
vB 
p sw = I1(peak) [ vsp f tsw fs  ( 2 - 2 0 )  
1'  
where t is the voltage r i s e  t ime and the cu r ren t  fall t ime for Q 
Since t i s  a constant for any given device, P w i l l  i nc rease  
s w  
sw s w  
as f i nc reases .  Therefore ,  proper  select ion of the switching f r e -  
quency i s  necessa ry  to optimize efficiency, s ize ,  and weight. 
S 
0 '/'s t +  Figure 2-9.  
I I 
4 tsw i- 
I I  
I I 
I I 
I I 
- 
Switching t rans is tor  
waveforms for the 
I 
I 
I 
I switching l o s s  
I calculation. 
I 
I 
1 
I 
I 
I 
I I  
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3. CIRCUIT DESIGN 
Two sepa ra t e  cases  were  considered in the c i rcu i t  design phase 
of this  program.  
opera te  f rom a 50-watt so l a r  panel. 
regulator  designed to operate  f rom a 250-watt panel. 
The f i r s t  was a single phase regulator  designed to 
The second was a two phase 
The basic  concept for both designs was s imi l a r  except for the 
fact  that  the two phase scheme was used in the higher power regulator .  
This was  done to improve the efficiency of this unit and a l so  to improve 
the ripple fi l tering cha rac t e r i s t i c s ,  
The following discussion will be concerned with the specific 
consideration for  the design of the c i rcu i t s  for both c a s e s .  
summar izes  the specifications for  the design of both regulators .  
Table 3 - 1  
3 .1  CASE I: 50-WATT REGULATOR DESIGN 
A functional block d iagram of this regulator  is shown in F igure  
These blocks r ep resen t  individual c i rcu i t  functions and the 3 - 1. 
following design discussion will concern i tself  with each block on an 
individual basis .  
down even fur ther .  
In some c a s e s  each functional block will be broken 
The method of determining the p a r a m e t e r s  for  cer ta in  c r i t i ca l  
components, a s  well  a s  a general  c i rcui t  operation will be discussed.  
3. 1. i - Switching Circui t  
In t e r m s  of overal l  sys t em efficiency this c i rcu i t  plays the 
most  important par t .  
s o l a r  panel to the bat tery,  
ing c i rcu i t  i s  shown in F igure  3-2. 
I ts  function i s  to  t r ans fe r  the power f rom the 
A schematic d iagram of the en t i re  switch- 
The operation of this c i rcui t  proceeds a s  follows. If a t  t = 0, 
the duty factor modulator (DFM) input goes f rom -5 volts to t 5  volts 
a s  shown in F igure  3-3a,  then this signal will be amplified by the 
succeeding s tages ,  thereby allowing Qi to t u rn  "on" . A s  shown by 
the waveform of F igure  3 -3b, the collector -emi t te r  voltage of Qi 
will  go f rom V to Vce ( sa t )  and the cu r ren t  in L will begin increas ing  
SP P 
3- I 
Solar Panel  Voltage 
Solar  Panel  Curren t  
Battery Voltage 
Battery Curren t  
Efficiency Goal 
Switching Frequency (f S ) 
Hunting Frequency (f ) 
Hunting Loss Goal 
Power Transient  
Transient  Frequency 
Rise and Fall Time 
Duty Cycle 
H 
I 
I ~ 
PEAK CURRENT BISTABLE 
AND HOLDING t SENSING M 
INTEGRATOR COMPARATOR AMPLIFIER - 
DISABLE 
- TRICKLE 
Case  I: 50 Watts 
+ 
CHARGE 
MODE 
CONTROL 
20 - 3 0  volts 
2.5 - 1.67 amps  
12 - 20 volts 
3 .33  - 2 . 0  amps  
80 percent  
10 khz 
150 - 300 hz 
2 percent  
- 3 0  percent  
10 hz 
10 - 20 m s e c  
50 percent  
Case  11: 250 W a t t s  
40 - 50 volts 
6.25 - 5.0  amps  
25 - 40 volts 
9 . 0  - 5.63 amps  
90 percent  
2 khz 
20 - 60 hz 
2 percent  
None 
None 
None 
None 
Table 3 .  1. Summary  of Specifications for  both c a s e s  of the design. 
m BIASES 
SWITCHING TO ALL 
REGULATOR CONVERTER CIRCUIT 
BLOCKS 
BATTERY SWITCHING 
CIRCUIT 
SOLAR 
PANEL 
I -  I 
FACTOR 
MODULATOR tl 
Figure 3 -  1. 50-watt OCR functional block diagram. 
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CRI 
- 
100 
VSP 
IMH 
- 
- 
CI 
2 4  
IOOV 
IOOK 
A 
RTN 
3 RTN 
0.033  L2 -- 
2N1132 1 O4 sw 
2N221! 
212893 
1 2 . 7 5  3 w  
QI 
2N3599 
UNLESS OTHERWISE SPECIFIED 
ALL RESISTORS ARE f 5 V', 
1/4 WATT 
4 
- 
2.4K 
IO0 
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- 
3.3K ,I IK  
06 I 12N2219 
0 +IOV 
RIO 
IOOK 
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15K 
- RTN 
I 0 -1ov 
Figure 3 - 2 .  50-watt switching circui t .  
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Figure 3-3. Single phase switching c i rcu i t  waveforms. 
l inear ly  a s  shown in Figure 3-3c. 
la tor  input r e tu rns  to  - 5  volts. 
r e v e r s e  biasing Q I  and turning it "off". During the "on" t ime of 
Qi ,  C R i  is r e v e r s e  biased. When Q i  t u rns  "off", the voltage 
a c r o s s  the secondary of L 2  inc reases  until it forward b iases  C R I  and 
begins delivering cu r ren t  to the battery.  
decreasing r a m p  a s  shown in F igure  3-3d. 
flowing, the ba t te ry  voltage divided by the turns  ra t io  is impressed  
a c r o s s  the p r imary  of the choke. 
voltage a c r o s s  L 
of Q i  drops t o  V 
at t ime T. 
At t ime T i ,  the duty factor modu- 
thereby This allows Q5 to tu rn  "on" , 
This c u r r e n t  i s  a l inear ly  
During the t ime that  I2 i s  
When I2 c e a s e s  to  flow a t  T the 2 '  
drops t o  z e r o  and therefore  the collector voltage 
P . The circui t  is now ready to begin the cycle anew 
SP 
3. 1. 2 Switching Choke Design 
The f i r s t  consideration in the design i s  the determinat ion of 
the switching choke L 2 .  
and operating cu r ren t  mus t  be determined. 
be chosen it is necessa ry  to know the duty factor .  
cussed  in  the duty factor modulator design section, it i s  necessa ry  to 
keep the pr imary  duty fac tor ,  D i ,  below 50 percent .  The turns  ra t io  
of L 2  was chosen a s  N = I. 5. 
I ts  inductance a s  well as i t s  winding res i s tance  
Before the inductance can  
F o r  reasons  d i s -  
3 - 4  
and 
F r o m  the equations of Table 2-1, it is found that 
- v2 Lp fs 
V 
SP 
Dl  - 
- 
vB 
u2 - 
(3-!) 
( 3  -2) 
One constraint  of the design is that D t D2 5 1, to pe rmi t  1 
L to be completely discharged during each cycle.  In addition, 
L = N L which resu l t s  in a solution of inductance L f rom equations 
3-1 and 3-2. 
s 2  
S P’ P 
L 5 l/(+ t 2 f s  P 
SP P 
( 3 - 3 )  
F r o m  equations 3-1 and 3-2 it can be seen  that the duty factor  
will be a maximum when V 
the values  V = 20 volts and VB = 12 volts, L I 32.6 ph. 
and VB a r e  a minimum. By substituting 
SP 
SP P 
Using a value of 30 ph a s  a design goal, the duty factors  and 
peak cu r ren t s  can  be computed. 
5. 5 Di  = y
SP 
(3  -4) 
- 8. 22 
vB D2 - 
(3-5)  
3-  5 
Based on these  equations, D will  have a range f r o m  0. 183 to  1 
0. 274, and D2 will  va ry  f rom 0. 41 to 0. 685. 
The peak c u r r e n t  in L and L P S 
can  be found f r o m  the relat ionship 
= 18.3 amps  5 .5  L f  
P S  
I (peak) = 
P 
(3 -6)  
(3-7)  
The final p a r a m e t e r  which mus t  be  de te rmined  is the p r i m a r y  
and secondary winding res i s tance  for  L2. 
l a rge  then the re  will be excessive copper l o s s ;  however,  i f  the r e s i s t -  
ance is  specified sma l l e r  than necessa ry  the choke will  be overly la rge .  
The p r imary  and secondary copper l o s s  is given by the relat ionship 
If this  r e s i s t ance  is  too 
If P is assigned a value of l -wat t  maximum,  and p r i m a r y  and 
P 
C 
secondary lo s ses  a r e  set  equal to  each  o ther ,  then R 
found to  be 15 mil l iohms each. 
choke pa rame te r s .  
and Rs a re  
Table 3-2 s u m m a r i z e s  the switching 
P r i m a r y  Inductance 
Secondary Inductance 
Turns ,Ratio (N)  
Peak P r i m a r y  Cur ren t  
Peak Secondary Curren t  
P r i m a r y  Duty Fac to r  Range 
Secondary Duty Fac to r  Range 
P r i m a r y  Resis tance 
Secondary Res  is tance 
30.0 ph 
67.5 ph 
1.5 
18.3 amps  
12.2 amps  
0.183 to 0.274 
0.410 to  0.685 
15 mil l iohms 
15 mill iohms 
~ ~~~ 
Table 3 -  2. Summary  of 50-watt switching choke p a r a m e t e r s .  
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3.1.3 Switching Trans is tor  Selection (Ql)  
Choice of this  component must be made on the bas i s  of four 
c r i t i ca l  pa rame te r s .  These a r e  I (max) ,  Rce(sa t ) ,  VcBo, and t off. 
C 
The f i r s t  pa rame te r  i s  the maximum collector c u r r e n t  that the 
For  th i s  design, the device must  be capable of a t  
The saturat ion res i s tance  must  be a minimum in 
device can handle. 
l ea s t  18 a m p e r e s ,  
o rder  to keep the power loss  to  a minimum. 
breakdown voltage must  be g rea t e r  than V 
maximum voltage that it will see.  
a minimum in o rde r  to  minimize switching l o s s e s  since the t r ans i s to r  
s e e s  a n  inductive load line at  the time it t u rns  off. 
The collector emi t t e r  
t VB/N since th i s  is the 
SP 
Finally, the tu rn  off t ime  must  be 
Based on these constraints ,  the 2N3599 was  chosen. Its maxi- 
mum collector cu r ren t  i s  20 amps,  Rce ( sa t )  = 0.03 ohm typically, 
VcBo= 100 volts,  and t off is typically 0.2 to 0.4 psec.  
3.1.4 Input F i l te r  Design ( L i  - C i )  
The major  consideration in  the design of this  f i l ter  is that 
( 3 - 9 )  
where fH  = hunting frequency 
and f = switching frequency. 
S 
This  is requi red  so  that the regulator m a y  respond to var ia t ions 
in  input power due to  the hunting about the maximum power point, and 
on the so la r  panel. The not feed back the p r ime  frequency ra te ,  
capacitor C l  must  a l so  be l a r g e  enough s o  that the voltage a c r o s s  it 
does not va ry  great ly  during each switching cycle. 
C l  = 24 pf and Ll = 1 mh  were  the values  chosen. 
the natural  frequency for this  combination i s  1 khz. 
f s  ' 
For  these  r easons  
For  these  values  
3-7 
3 .  1. 5 Single Phase  Duty Fac to r  Modulator 
This c i rcu i t  has  the function of adjusting the duty factor  of the 
switching c i rcu i t  s o  that the regulator  opera tes  about the so l a r  panel 
maximum power point. 
these  a r e  shown in F igure  3-4 .  
It has  four s epa ra t e  functional blocks and 
The 10-khz osci l la tor  generates  the clock r a t e  for the c i rcu i t .  
This block i s  shown schematical ly  in  F igure  3 - 5  and it cons is t s  of 
Q9 through Q12 and the i r  associated c i rcu i t ry .  
develops a voltage which is proportional to t ime and i t  is synchronized 
by the 10-khz osci l la tor .  
comparator  compares  the r a m p  genera tor  output with the in tegra tor  
output and generates  a pulse a t  their  z e r o  c ros sove r  point. 
c i rcu i t  consis ts  of Q3 through Q5. 
develops the final output voltage to control  the switching c i rcu i t .  
The r a m p  genera tor  
This c i rcu i t  consis ts  of Q7 and QS. The 
This 
Finally the flip-flop Ql and Q2 
"DFM + RAMP 
GENERATOR 
, COMPARATOR t 
I FLIP st- 
0 FLOP c +  
- 
I I IRESET 
1 I OSCILLATOR I 
Figure  3 -4. Duty factor  modulator functional 
block d iagram.  
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I) 
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n 
I 
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If at t = 0, the osci l la tor  output goes into its high output s ta te ,  
as shown in Figure 3-6a then the following two events will  occur .  
the r a m p  generator  will be r e s e t  to z e r o  and this will allow it  to  begin 
a new cycle ( s e e  F igure  3-6b). Also, the flip-flop will  be s e t  to  the 
high output s t a t e  for  VDFM (Figure  3-6d). 
r a m p  generator  output voltage and the in tegra tor  input voltage will  be 
equal. 
(F igure  3-6c). 
to go low. 
osci l la tor  cycle.  
First, 
A t  some  t ime T~ the 
When this t ime occurs ,  the compara tor  will  generate  a pulse  
DFM This will  r e s e t  the flip-flop thereby  causing V 
VDFM will remain  low until the beginning of the next 
If the integrator  input signal were  not p re sen t ,  VDFM would 
remain  high indefinitely. 
output is combined with the inverted osci l la tor  output and causes  a 
pulse from the osci l la tor  at t ime T/2 to r e s e t  the flip-flop. If the 
comparator  pulse had appeared before T/2, then this pulse would 
have no affect. 
of only 50 percent .  
staying on indefinitely and shorting the so l a r  panel. 
To prevent this  occur rence ,  the compara tor  
F o r  this reason,  the duty cycle can  attain a maximum 
This prevents the main switching t r ans i s to r  f r o m  
OSCILLATOR 
(a OUTPUT 
RAMP 
(b) GENERATOR 
OUTPUT 
COMPARATOR 
( c )  OUTPUT 
‘ Q )  “DFM 
IN TEG R AT0 R 
INPUT 
L E V E L  
I I 
I I 
hnn 
Figure 3-6. Single phase duty factor  modulator waveforms. 
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3. 1 .6  Bistable and Integrator  
This c i rcu i t  consis ts  of a bistable multi ribrator which dr ives  a n  
operat ional  amplifier with capacitive feedback. 
to integrate  the bistable output. 
T rans i s to r s  Ql and Q2 compr ise  the bistable and Q3 and Q4 a r e  the 
integrator .  
This feedback ac t s  
This c i rcu i t  is shown in F igure  3 - 7 .  
The bistable is t r iggered  by the pulses generated by the peak 
holding comparator .  
the in tegra tor ,  which provides the final output for this block. 
The result ing square  wave is then integrated by 
The integrator  output is given by the relat ion 
Vo - (Vin/Rin Ci) t = Ki t  (3-10) 
When Q2 is in  its "off" s ta te ,  the in tegra tor  input Vin is equal 
. .  
to t 5  volts.  
Therefore  
K: = 5/[ (Rl  t R2) 11 R 3 ]  Cl  = 234 vol ts /sec (3-11) 
When Q2 is in i t s  "on" s ta te ,  Vin = -4.3 volts and 
K; = -4.3/[  R2  11 Rg ] Cl = -234 vol ts /sec (3-12) 
F igure  3-8 shows some of the waveforms for  this c i rcui t .  
input pulses  (F igu re  3-8a) cause the bistable to change s ta te  thereby 
generating a squa re  wave (F igure  3-8b). This square  wave is then 
integrated to fo rm the t r iangular  function a s  shown in F igure  3-8c. 
The 
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3.1 .7  Peak Holding Comparator 
This  c i rcui t  a c t s  a s  a memory to  s to re  a voltage proportional to 
the maximum cur ren t  delivered t o  the battery.  
a p r e s e t  amount below the Inaximum point, the c i rcu i t  genera tes  a pulse 
which is then used to t r igger  the bistable. 
When the cu r ren t  drops  
Figure 3 - 9  is a schematic diagram of this  c i rcui t .  
V i n ,  is proportional to the average cu r ren t  del ivered to the bat-  
The input volt- 
age,  
t e ry .  As V. i nc reases ,  memory  capacitor C l  cha rges  through C R l  in 
49.9K 22.IK 49.9K 
1/8 w I / 8 W  I /8W 
+5v 
VI0 
RTN 
w 2N3810 
RI 
100 
I CRI 
IN3600 
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IOK 
-5v 0 7 - 
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-IOV 0 
Figure 3 - 9 .  Peak holding comparator  schematic  diagram. 
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20K 
VO 
4 
06 
2N2219 
and follows Vin. 
b iased  due t o  the charge on C i .  
amount, the differential amplif ier  fo rmed  by Q l  and Q2 is unbalanced 
enough to  cause cu r ren t  t o  flow in  the collector of Q2B into the base of 
Q6. 
erates the output pulse as soon as c u r r e n t  flows in  the base  of Q6. 
pulse  then is  fed to the bistable and a l so  back t o  Q4 which d ischarges  
capacitor Ci. 
As soon as Vin begins t o  drop, C R i  becomes r e v e r s e  
When Vin has  dropped a sufficient 
T rans i s to r s  Q5 and Q6 fo rm a "one-shot" multivibrator and i t  gen- 
This 
The cycle is then begun anew. 
Some of the c r i t i ca l  c r icu i t  waveforms a r e  shown i n  Figure 3-10. 
Figure 3-iOa is a representa t ion  of the input voltage V 
plete  cycles of Vin r ep resen t s  one complete hunting cycle. 
o ry  capacitor waveform is shown in Figure 3- lob.  
eachcycle ,  it s t a r t s  out charged to  about -3  volts. 
up t o  about ti volt before the input voltage has  reached  its peak and be- 
gun t o  decrease.  
supplies the input must be capable of charging C i  through R i  as rapidly 
as  possible. Therefore ,  the amplifier mus t  be capable of supplying 
30 t o  40 ma in  surges .  
output pulses which are generated by the "one-shot". 
Two com-  in' 
The m e m -  
At the beginning of 
It now must  charge  
In order  to do this ,  the c u r r e n t  sensing amplif ier  which 
The waveform in Figure 3-iOc i l lus t ra tes  the 
Figure 3- 10. Peak holding comparator  wcveforms. 
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3.1.8 Curren t  Sensing. A m d i f i e r  
This c i rcu i t  amplif ies  the voltage developed a c r o s s  the sensing 
r e s i s t o r  R and r a i s e s  it to  a level which is usable by the peak holding 
compara tor .  F r o m  the standpoint of efficiency, the cu r ren t  sensing r e -  
s i s to r  must  be a s  small as possible since i t  r e p r e s e n t s  a r e s i s t ance  in  
s e r i e s  with the bat tery cur ren t .  
r e s i s t o r  the higher the gain of the sensing amplifier mus t  be since the 
voltage to  t r igger  the peak holding comparator ( A V )  is fixed at about 
1 volt. 
S' 
However, the sma l l e r  the sensing 
In o rde r  to keep the hunting losses  below 1 watt, the peak-to-peak 
cu r ren t  change (AI  ) a t  the hunting frequency was  chosen to  be 100 ma, 
The determination of the hunting lo s ses  is based on the assumption that 
B 
AIB 'B 
2 (hunting ) = AIB(avg) VB = P (3-13) 
Therefore  the amplif ier  gain at th i s  frequency can  be determined f r o m  
the following relationship 
A = AV/AI, x R s  = 300 (3-14) 
A schematic d iagram of th i s  unit is shown in Figure 3-11. T ran -  
s i s to r  Q l  provides a differential  input and then th i s  i s  followed by th ree  
s tages  of gain in  order  to provide the necessa ry  30 t o  40 mil l iamps of 
surge  cu r ren t  r equ i r ed  by the peak holding comparator .  
has  a feedback loop which se t s  the gain to  the des i r ed  amount. 
The amplifier 
The gain charac te r i s t ic  of the amplifier i s  determined by the in- 
Since a t e r n a l  gain stabil ization networks plus the feedback networks. 
single RC cut network will provide 20 db/decade of attenuation, t h ree  
of these gain cuts  a r e  provided in order to insure  that the switching f r e -  
quency component of the bat tery current  will be sufficiently attenuated 
s o  a s  not to affect the peak holding comparator.  
v e r s u s  natural  frequency is shown in Figure 3-12. 
A plot of gain in  db 
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3.1.9 Non-Optimum Controller - Trickle Charge Regulator 
In order  to provide a n  alternate low power charging mode once 
the ba t te ry  has  achieved full charge, a t r ick le  charge control ler  i s  p ro-  
vided. This c i rcu i t  s enses  the average cu r ren t  flowing into the bat tery 
and then adjusts  the duty factor modulator in  such a manner as to  cause 
the ba t te ry  cu r ren t  to  be a low constant value. 
Figure 3-13 is a schematic  diagram of this  circuit .  It consis ts  
of two basic  functional blocks. The first is a low p a s s  amplif ier  which 
r a i s e s  the millivolt signal developed a c r o s s  the cu r ren t  sensing r e s i s -  
t o r  to  a usable level. 
through Q5. 
compares  the amplif ier  output to  a re ference  voltage. 
the comparator  ad jus t s  the slope of the r a m p  generator  i n  the duty fac- 
t o r  modulator. 
This amplifier i s  composed of t r a n s i s t o r s  Ql  
The second portion of the c i rcu i t  is a comparator  which 
The output of 
Modification of the slope of the r a m p  causes  the duty factor to  be 
changed, thereby adjusting the battery cur ren t .  This  c i rcu i t  consis ts  
of Q6 through Ql 0. 
A charge mode control circuit  is a l s o  provided for the 50-watt 
regulator .  
2 0  volts it automatically commands the regulator  into the t r ick le  charge 
mode. 
drops  below 18 volts. 
mode control. 
3-13. 
inhibits the t r ick le  charge  regulator.  
r equ i r ed  amount, Q 3  t u rns  "on" thereby enabling the t r ick le  charger .  
This c i rcu i t  s enses  the ba t te ry  voltage and when it r eaches  
The regulator  r ema ins  in  this mode until the bat tery voltage 
Figure 3-14 i s  a schematic  d iagram of the charge  
The output, V o ,  i s  applied t o  the base  of Q l l  of Figure 
During optimum charging operation, Q 3  has  no base dr ive which 
When the voltage has  r i s e n  to  the 
3.1.10 Switching Regulator and Bias Converter  
The final block which must  be considered in  the design of the OCR 
is the switching regulator  and bias  converter .  
regulated *5 volts and * lo  volts for the biasing of a l l  the c i rcu i t ry ,  a 
b ias  converter  is provided t o  generate these voltages. Regulation is 
obtained by a switching mode voltage regulator  which supplies the input 
to  the converter .  
In order  to provide the 
The regulator  senses  the t5-vol t  converter  output and 
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The difference between Vo and the re ference  voltage i s  amplified. 
When the amplifier output r eaches  a prede termined  level,  it causes  the 
Schmitt t r igger  to r e v e r s e  state.  
power amplif ier  and causes  Q2 to  tu rn  "off". 
voltage begins decreasing. 
level  the Schmitt t r igger  r e v e r t s  to its original s ta te  and Q2 t u rns  "on". 
At t h i s  t ime the cycle begins again. 
ampl i f ie r ,  the Schmitt t r igger  firing levels  may be maintained within 
mill ivolts of the average d-c output voltage. 
This r e v e r s a l  is  amplified by the 
With Q2 "off", the output 
When it  r eaches  a prede termined  lower 
Because of the high gain of the 
Both AC and DC sensing a r e  provided to  control the regulator .  
DC sensing of the t5-vol t  converter output causes  the regulator  output 
to  adjust  i t s  d-c output, V o ,  to  whatever is necessa ry  to  maintain the 
b ias  a t  t 5  volts. 
output bus to prevent converter  noise f rom affecting the regulator  
switching operation. 
AC sensing is  provided direct ly  f rom the regulator  
3.2 CASE 11: 250-WATT REGULATOR DESIGN 
Functionally th i s  c i rcui t  is identical t o  that  descr ibed  in  the 
50-watt regulator  discussion. It has the same block d i ag ram as shown 
in Figure 3-1 except that a charge mode control  is not provided for th i s  
case,  s ince i t s  operation does not have to be completely automatic.  
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Table 3- 1 s u m m a r i z e s  the specifications for th i s  unit. Because  
of the high power involved, the switching frequency w a s  chosen t o  be 
2 khz. 
value, a range of 20 t o  6 0  hz w a s  chosen. 
In order  to  insure  that the hunting frequency w a s  well  below th is  
3.2.1 Switching Circui t  
Basically, th i s  c i rcu i t  is  identical  t o  the 50-watt switching c i rcu i t  
except that it is a two phase circuit .  
single phase c i rcu i t s  a r e  utilized and e a c h  c i rcu i t  opera tes  i n  the man-  
n e r  descr ibed for  the 50-watt case .  
All this means is  that two identical  
Figure 3-17 is a schematic  d i ag ram of the switching circui t .  All 
of the major p a r a m e t e r s  can  be de te rmined  as previously descr ibed.  
Table 3 - 3  summar izes  the switching choke p a r a m e t e r s  (Ll  and L2). 
Selection of the main  switching t r ans i s to r s ,  Q1 through Q4, w a s  
made using the same  c r i t e r i a  as  before.  
chosen has a V of 100 volts,  the t u r n s  r a t io  of the switching choke 
w a s  chosen t o  be two in  o rde r  t o  limit the maximum col lector  voltage 
t o  7 0  volts. 
o rde r  to reduce the saturat ion losses .  
However, since the device 
CBO 
Also for this case ,  two of these  devices  w e r e  para l le led  in  
The input fi l ter  w a s  chosen t o  have a na tura l  frequency of about 
300 hz in o rde r  to  meet  the c r i t e r i a  of equation 3-9. 
3.2.2 Two-Phase Duty Fac tor  Modulator 
The function of th i s  c i rcui t  is similar to  that of the single phase 
circui t .  Additionally, it must  generate  two outputs which a r e  180 de- 
g r e e s  out of phase. 
outputs have exactly the same duty factor .  It is  of p r i m e  importance to  
in su re  that t he re  will be no duty factor unbalance between the two phases  
of the switching c i rcu i t  or a power l o s s  will  occur.  
The p r i m a r y  problem is the requi rement  that both 
Figure 3-18 is  a block d iagram of a two phase duty factor  modu- 
lator. It contains a 4-khz osci l la tor ,  a r a m p  genera tor ,  a compara tor ,  
and  four flip-flops. 
l a tor  re ference  frequency which is twice the p r i m e  switching rate of 
2 khz. 
The waveform shown in  F igure  3-19a is the osci l -  
The r a m p  generator  is  synchronized by the clock and  produces 
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Choke P a r a m e t e r s  
P r i m a r y  Inductance 
Secondary Inductance 
Turns  Ratio (N)  
Peak  P r i m a r y  Cur ren t  
Peak  Secondary Cur ren t  
P r i m a r y  Duty Fac tor  
Secondary Duty Fac tor  
P r i m a r y  Resis tance 
Secondary Re sis tance 
Measured  Value 
170 uh  
680 uh 
2 
27 a m p s  
13.5 a m p s  
0.184 to 0.23 
0.46 to 0.736 
15 mil l iohms 
15 mil l iohms 
Table 3-3. Summary  of 250-watt switching 
choke p a r a m e t e r s .  
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Figure  3-18. Two phase duty factor modulator. 
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Figure 3-19. Two phase duty factor modulator 
waveforms. 
a voltage r a m p  each  clock cycle. 
r a m p s  each switching cycle (Figure 3-19b). 
identical, the comparator  produces two pulses  each  switching cycle of 
exactly the same  duration. The f i r s t  pulse is  used t o  control the duty 
factor  of one phase and the second to control that of the second phase 
(F igu re  3-19c). 
This amouts  to  two identical  voltage 
Since each  cycle is 
The clock output is a l s o  used to  dr ive F F - 3  a t  one half of the 
clock r a t e ,  thereby generating the p r ime  switching frequency (F igure  
3-19d). 
to go into its high state,  which turns  "on" the main switching t r ans i s to r .  
It is  a l s o  dr iven at  
Each  t ime FF-3 switches it causes  e i ther  FF-1A or  FF-2A 
The comparator  output i s  used t o  dr ive FF-4 .  
one half the clock r a t e  but i t s  switching t i m e s  a r e  shifted a fixed t ime,  
f r o m  the t ime FF-3 switches (F igu re  3-19e). E a c h  t ime F F - 4  
) 
switches i t  causes  e i ther  F F I - A  or FF-2A to  r e v e r t  to  i t s  low state.  
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Synchronization pulses  a r e  a l so  provided f r o m  F F - 3  t o  F F - 4  so  
a s  to insure the proper  phasing between the two. 
insure  that a maximum duty cycle of 50 percent  i s  never exceeded 
when the comparator  output i s  not present .  
final DFM output waveforms for phases  A and B. 
These pulses  a l so  
F igu res  3-19fandg showthe 
Figure 3-20 is a schematic  d i ag ram of th i s  c i rcui t .  T r a n s i s t o r s  
Q l  through Q8 compr ise  the four flip-flops. They a r e  a l l  of similar 
construction and they a r e  t r i gge red  by negative going pulses.  T ran -  
s i s t o r s  Q9 through Q i 2  make up the compara tor ,  Q13 and Q14 is the 
r a m p  generator,  and Q15 through Q18 is the clock. 
3.2.3 Other Circui ts  
The balance of the c i rcu i t s  a r e  identical  to the ones descr ibed  
for the 50-watt regulator .  The only component differences ex is t  in  the 
amplif ier ,  where the gain cut and compensation networks a r e  modified 
s o  a s  to effectively fi l ter  the 2-khz switching frequency. 
other difference is the s ize  of the integrator  feedback capaci tor ,  since 
th i s  unit hunts a t  about one-fifth the r a t e  of the 50-watt unit. 
The only 
3.3 COMPONENT SELECTION 
In general  most  of the semiconductors selected for use in the de- 
sign of the regula tors  a r e  space o r  mi l i ta ry  qualified devices although 
commerc ia l  equivalents a r e  used in  the breadboard construction. 
two specific cases  the device i s  being qualified and i s  used in  active 
Hughes programs.  
In 
Table 3-4 is a l i s t  of the semiconductor p a r t s  used, It shows 
commerc ia l  pa r t  numbers  and a l so  shows applicable mi l i ta ry  and/or 
Hughes part  numbers .  
Syncom o r  Surveyor specifications. 
In mos t  c a s e s  these  Hughes numbers  r ep resen t  
All of the fi l ter  chokes were  purchased f rom Magnetic Circui t  
Elements ,  Inc. of Montrose, California. The switching chokes were  
de signed by the Hughes Components Department and specifications for 
their  design exis t  under the pa r t  numbers  given in  the ABM. Figures  
3-21 and 3 - 2 2  show winding information for the bias  converter  t r ans fo rmers .  
3-26 
I 
+IOV 0 
FFI FF2 FF3 
+ 5 V  0 : 
* I  2 0 K  
TO +A A I  
SWITCHING 
CIRCUIT {+Bo 
I lOODf 
ZOK 
- 
&- 
510 pf 
-----I+ 
IOODf I IOOPf IOOPf 
INTEGRATOR 
INPUT 
-IOV 0 
20K 
- 
FF4 
 
IOOPf IOOPf 
09 
!OK 
I10 
!N1132 
212219 r'
r 
- 
510pf 
+I- 
015 
2N221 
K 
016 
2N221 
IOK 
Poop 
i l -  
IOOK 
I % 
1/8W 
3-27 
iOOK 
I % 
1/8W 
)200P 
+k 
IOK 
UNLESS OTHERWISE SPECIFIED 
ALL DIODES ARE 
TYPE I N 3 6 0 0  AND 
ALL RESISTORS ARE t 5%.  114W. 
2 N 2 i  i 
L 
* e  3 - 2 0 .  Two phase duty factor modulator 
schematic  diagram. 
7 
,/ oc 
a 
2 
t 
'18 
N2219 
~ ~~ 
Commercial  
P a r t  Number 
2N3599 
2N2893 
2N2219 
2Ni 132 
2N2918 
2N3810 
lN3911 
lN3910 
1N3889 
1N3730 
iN3600 
iN2929 
1 N823 
Manufacturer 
Solatr  on 
Fair child 
Motorola 
Motorola 
Fair child 
Motorola 
T. I. 
T. I. 
T. I. 
Ray t he on 
Fair child 
Hoffman 
Motorola 
Descr ipt ion 
20 a m p  power 
3 a m p  power 
TO-5 npn 
TO-5 pnp 
npn matched pair  
pnp matched pair  
30A power diode 
30A power diode 
6A power diode 
Glass  pkg diode 
Glass  pkg diode 
1 ma tunnel diode 
6.2 V zener diode 
Mil i tary o r  Hughes 
P a r t  Number 
988846-2 
988850-4 
988836-1/ 
USA 2N2219 
USN 2N1132 
988843 - 1 / 
988863 -3 
928263-3 
Being qualified 
Being qualified 
988751 -1 
988743 -1 
988740-1 / 
USN iN3600 
988712-1 2 
988706-2 
Table 3-4. Summary  of semiconductor types used. 
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Figure  3-21. 50-watt regulator  - bias 
converter  t r a n s f o r m e r  
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4. EVALUATION O F  GENERAL CIRCUIT OPERATION 
In general ,  c i rcu i t  operation of the 50-watt and the 250-watt 
regula tors  w a s  evaluated and found to be sat isfactory over the en t i re  
range of expected so la r  panel, battery,  and environmental  var ia t ions.  
T e s t s  were  run  a t  room temperature  a s  well as a t  -4OOC and t7OoC 
and no adve r se  effects were  seen  due to this variation. Operation 
of the 50-watt regulator  during the 30-percent power t rans ien t  was 
a l so  sat isfactory.  
me t  for the 50 and 250-watt regulators ,  respect ively.  Fu r the r  d i s -  
cussion on how these goals may be approached m o r e  closely is con- 
tained in  this section. 
The efficiency goals of 80 and 90  percent  were  not 
4 .1  50-WATT REGULATOR EVALUATION 
The operation of this unit was sa t i s fac tory  in all r e spec t s .  The 
unit exhibited stabil i ty of operation for a l l  conditions including the -30 
percent  power t ransient .  
The c i rcu i t  operation was very close to that which w a s  theoret i -  
cally predicted.  
taken of the actual  c i rcui t  waveforms. 
many of the operating p a r a m e t e r s  may be determined.  
The following figures a r e  oscil loscope photographs 
F r o m  these osci l lograms 
Figure  4 - 1  i s  a photo of the switching c i rcu i t  waveforms. A s  
seen in the photo, the switching frequency is 10  khz and the duty factor  
averages  about 0.21. 
to 0.274 ( see  Section 3.1.2, Table 3 -2 ) .  
a r y  cu r ren t s  a s  seen  in  this photo, a r e  about 18 and 12 a m p e r e s ,  
respect ively.  The predicted values a r e  a l so  shown in  Table 3-2.  
final information that can be obtained f rom this photo is the maximum 
voltage seen  by the main switching t r ans i s to r ,  Q l .  It appears  to be 
30 volts,  but what is not shown is the fact  that a voltage spike ex is t s  
at the t ime Q l  tu rns  "off" ( t  = 2.0 psec).  
F igure  4-6  and i t  shows the maximum collector voltage of Q l  to be 60 
volts.  
This is well within the predicted range of 0.183 
The peak p r i m a r y  and second- 
The 
This  spike can be seen  in  
for the device. CBO This is  s t i l l  safely below the maximum V 
4-  1 
- Vert ical :  1 OA/cm 
(a) vCe ( a i )  - ~ e r t i c a l : ~ ~ ~ / c m  
(b) 11 
( c )  12 - Vert ical :  1 OA/cm 
horizontal:20 psec/crn 1 
Figure  4-1. 50-watt OCR switching c i rcu i t  waveforms.  
(See F igure  3 - 3 . )  
Peak  Holding Comparator  Output - Vert ical :  1 OV/cm 
- Vert ical :  1 OV/cm 
Integrator Output - Vertica1:O. 5 ~ / c m  
Cur ren t  Sensing Amplifier Output - Vertical:  5V/cm 
Bistable Output 
F igure  4-2. 50-watt OCR control loop waveforms.  
(See F igure  3-8 and 3-10.)  
4-2 
Stability of operation can be seen  f rom observing the control loop 
waveforms.  
t he re  is very  l i t t le waveform j i t ter ,  which indicates stable operation in 
the hunting zone. 
amplif ier .  
(PHC)  and i t  can be seen  that a AV of about 1 to 2 volts i s  requi red  to 
cause a n  output pulse f rom the P H C  (F igure  4-2b). 
for the bistable is shown in Figure 4-2c, and i t  indicates the hunting 
frequency is 220 hz. 
F igure  4-2 shows some of these.  A s  seen  in the photo, 
Figure 4-2a shows the output of the cu r ren t  sensing 
In addition, this is the input to the peak holding comparator  
The output waveform 
In o rde r  to verify this resul t ,  the hunting frequency can be calculated 
using equation 2-19. 
st i tuted into the equation a value of 212 hz is obtained for f 
measu red  values, i t  is found that f - 243 hz. The design value i s  
about 5 percent  below the measured value and this i s  within the design 
accuracy .  
If the design values l is ted in  Table 4-1 a r e  sub- 
Using the H' 
H -  
The l a s t  waveform of Figure 4-2 is the integrator  output voltage, 
which is useful in  determining the integrator  constant K F o r  a pos i -  
tive going voltage, i t  i s  250 volts per second and for the negative going 
voltage, it is 208 volts per  second. 
then K l  = 229 volts per  second. 
assoc ia ted  with A D i ,  i t  is necessary  to examine the duty factor  modu- 
la tor  r a m p  generator  waveform. 
The slope of this r amp  is 15 volts per  100 psec  switching period. 
fore ,  i t  is found that K = K /15  o r  15.3 volts per  second pe r  volt. 
1' 
If an  average  of the two is taken 
In o rde r  to de te rmine  the constant, K ,  
This waveform is shown in F igure  4-3b. 
T h e r e -  
1 
Figure 4-3 a l so  shows some of the other  duty factor. modulator wave- 
f o r m s  and their  relationship to each o ther .  
compared to those predicted in Section 3. 1. 5, Figure 3-6. It may be 
noted that the r a m p  generator  output (F igure  4-3b) sa tu ra t e s  about 70 
percent  of the way through the cycle. 
the sensit ivity of the D F M  comparator by making he effective peak-to- 
peak output of the r a m p  generator  g rea t e r  than the 10-volt supply voltage. 
The slope of the r a m p  could be increased until the generator  sa tura ted  
at 50 percent  without affecting circui t  operation. 
duty cycle of the switching c i rcu i t  has  a 50-percent  maximum. 
These waveforms may be 
This is done purposely to inc rease  
c 
This  i s  t rue  since the 
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4-4 
- Vertical:  i OV/cm 20 psec/cm 
- Vertical:  i OV/cm I (a )  Clock Output (b )  Ramp Generator  Output - Vert ical :  1 OV/cm horizontal:  ( c )  Comparator  Output ( d )  Fl ip  -Flop Output ( VDFM ) - V e r t i c a I : 5 ~ / c m  
Figure  4-3.  50-watt OCR duty factor modulator 
waveforms. (See Figure 3 - 6 )  
horizontal: 2 msec/cm 
(a )  vSp - Vertica1:i volt/cm 
(b)  Isp - Vertica1:lOO MA/cm 
Figure  4-4.  50-watt OCR solar  panel AC output 
voltage and cu r ren t .  
4 - 5  
A measurement  of the so la r  panel voltage change during each  
cycle may be seen  in  F igure  4-4. 
is 2.5 volts. 
voltage V 
this resu l t  V can be calculated f rom the following equation. 
The peak-to-peak change each  cycle 
Assuming symmet ry  of each half cycle the change in  
f rom P to P2 w i l l  be 1 .25 volts.  In o rde r  to ver i fy  
mP SP’ 
SP 
2 AD1 AV = -  SP 
Dl  
(4-1)  
ADl is found to be -0.0125 and therefore ,  AV 
Of final consideration is the stabil i ty of this unit during the -30 
percent  power t ransient .  To s imulate  this t ransient ,  a 10-hz square  
wave with 15 msec r i s e  and fall t imes  modulated the so l a r  panel i l lum-  
ination charac te r i s t ic  to cause i t  to change k15 percent  about its 
nominal value. 
g ra tor  output waveform which is shown in F igure  4-5.  
s table  operation i s  provided by the integrator  shifting its operating 
point to  account for the power change. 
= 1.4 volts. 
SP 
The affect  of this modulation can  be seen  in  the in te -  
A s  shown, 
Vertical:  2 V/cm; Horizontal: 20 psec /cm 
Figure 4-5. 50-watt OCR integrator  output during 
the - 3 0  percent  power t ransient .  
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’ 4 .2  50-WATT OCR - EFFICIENCY DISCUSSION 
Of p r i m a r y  importance in  the design of a n  optimum charge regu-  
la tor  i s  the efficiency of power t ransfer .  
understand the l o s s e s  in  this circuit ,  the following discussion detai ls  
each  major  area of dissipation and how improvements  may possibly 
be made ,  while Table 4 - 2  summar izes  the major  dissipation areas. 
In o rde r  to m o r e  effectively 
4.2. 1 Switching Circui t  
The efficiency of this c i rcu i t  i s  m o s t  important  s ince i t  mus t  
t r ans fe r  all of the power f r o m  the solar panel  to the bat tery.  
r eason ,  a detailed discussion of each of the major  dissipation areas 
is given for this  block. 
F o r  this 
Dissipation Area  
Switching Ci rcu i t  
Bias  Power  
Q l  - Saturation 
Q l  - Switching 
Ll Input F i l t e r  Inductor - 
Flyback Diode - CRl 
Sensing Res is tor  
Switching Choke - Copper 
Switching Choke - Core  
Duty Fac tor  Modulator 
CSA, PHC, Bist .  and Int. 
Switching Regulator and Bias  
Converter  
Hunting Loss 
Total  
Power  Loss, 
wat t s  
1.20 
0.68 
2.63 
0.80 
0.68 
0.68 
1.36 
1 .54  
0. 14 
0.16 
1.63 
0.50 
12 .00  
Power  In = 50 .0  wat ts  
Efficiency = 76 percen t  
Discussion, 
paragraph  
4.2 .1  
4.2.1.1 
4.2.1.2 
4.2.1.3 
4 .2 .1 .4  
4.2.1.5 
4.2.1.6 
4.2.1.7 
4 .2 .1 .8  
4.2.2 
4.2.2 
4.2.2 
4 .2 .3  
~ ~ ~~ ~~ ~ ~ ~~~ ~ ~~ 
Table 4-2 .  Summary  of power l o s s e s  in  the 50-watt OCR. 
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4 . 2 . 1 . 1  Bias Power.  This power l o s s  w a s  de te rmined  by measur ing  
the input power delivered by each of the four b ias  supplies.  The total  
power included here  is 1 . 2 0  watts.  Most of the power ( 1 . 0 7  wat t s )  is 
used for the dr ive for Q l ,  therefore ,  i t  would not be possible to reduce 
i t  by any significant amount. 
4 . 2 . 1 . 2  Q l  - Saturation. This power lo s s  can be determined f rom the 
gene r a1 equation 
RI 2D 
3 
p = P  ( 4 - 2 )  
where 
R = the saturat ion res i s tance  of Q l  
I = the peak collector cu r ren t  
P 
D = the duty factor .  
Using the values R = 0.0352, I = 1 8  a m p e r e s ,  and D = 0. 21, the power 
dissipated due to the saturat ion r e s i s t ance  of Ql is found to be 0 . 6 8  
watts.  It would be possible to reduce this l o s s  by a factor of two by 
paralleling two power t r a n s i s t o r s ,  The total  savings would be 0. 34 
watts.  
P 
4 . 2 .  1 . 3  Q l  - Switching. This loss  can be approximated using the 
switching waveforms shown in the photograph of F igure  4-6 .  This  
photograph shows the collector emi t te r  voltage and the collector c u r -  
r e n t  of Q1 a t  the moment that Q l  tu rns  off. 
mated by breaking the waveforms into segments ,  the r e su l t  is as  
follows. 
volts l i n e a r l y  while the cu r ren t  r ema ins  at 18 amperes .  
If the power i s  approxi-  
Fo r  the first 0 . 7 5  psec the voltage i n c r e a s e s  f rom 0 to 10  
Therefore ,  
l 8  7 5  = 0 .  68 wat ts  1 0 0  P ( 0  - 0 . 7 5  psec)  = 
4-8 
I 
I 
I 
I 
I 
I 
1 
I 
I 
I 
I 
I 
I 
t 
I 
(a) Vce (ai) - Vertica1:lO tica1:Z  A/cm V  }horizontal:O. 2 ysec /cm 
(b) Il 
F igure  4-6. 50-watt OCR switching waveforms 
during the turn  off of Ql. 
F r o m  0.75 to 0.85 psec  the voltage i n c r e a s e s  f r o m  10 to 40 volts with 
the c u r r e n t  at 18 a m p e r e s .  Therefore ,  
25 l 8  O *  I 0.45 watts 
i o 0  P (0.75-0.85 ysec) = 
Finally for the next 0 .3  psec,  the voltage ave rages  about 50 volts while 
the c u r r e n t  d rops  to zero.  Therefore ,  
The  total power los t  due to switching i s  2.63 watts.  
could be saved by increas ing  the turn-off dr ive to Qi ,  thereby reducing 
the power los t  during the first 0.75 y s e c  of switching. 
About 0. 5 watts 
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4 .2 .1 .4  Input F i l te r  Inductor - L l .  The DC drop  a c r o s s  this  choke 
w a s  determined to be 0.4 volts and with 2 a m p e r e s  in  the choke, the 
power dissipated i s  0 .8  watt. 
choke this loss  could be reduced but with the penalty of i nc reased  choke 
s ize .  Assuming a dec rease  in  s e r i e s  r e s i s t ance  of one half the p re sen t  
value, about 0.4 watts could be saved. 
By decreas ing  the copper lo s s  in the 
4.2.1.  5 Flyback Diode - C R l .  
the equation given in  paragraph  4 .2 .1 .2 .  
I 
P 
About one-half of this can be saved by paral le l ing two diodes. 
sul ts  in  a savings of 0.34 watts.  
This l o s s  can be approximated by using 
Using the values R = 0.03 ohm, 
= 1 2  amperes ,  and D = 0.47, the power l o s s  i s  found to be 0.68 watts.  
This  r e -  
4. 2.  1 . 6  Sensing Res is tor  - Rg.  The power lost  in  this r e s i s t o r  is the 
same  as in C R l  since i t  has  about the same  re s i s t ance .  Reduction of 
this r e s i s to r  i s  not too prac t ica l  for this d e c r e a s e s  the magnitude of 
signal available to the cu r ren t  sensing amplif ier  and may lead to 
stabil i ty problems.  
4 .2 .1 .7  Switching Choke - Copper. 
s is tance of the switching choke. 
the p r imary  and 0 .03  ohms in the secondary. 
the same  loss  as determined for  the combination of the sa tura ted  Qi 
condition and CR1 o r  about 1.36 watts.  
the s e r i e s  res i s tance  but a size and weight tradeoff would have to be 
made. Assuming a dec rease  of one-half the res i s tance ,  about 0 .68 
watts could be saved. 
This l o s s  is due to the s e r i e s  r e -  
This r e s i s t ance  i s  about 0 .03 ohms in  
Therefore ,  i t  will have 
It can be reduced by reducing 
4 .2 .1 .8  Switching Choke - Core.  
m e a s u r e  accurately.  Therefore ,  i t  w a s  a s sumed  to be the difference 
between the measured  lo s ses  and the total  power l o s s  a s  determined 
This l o s s  is difficult to compute o r  
in  - Pout* f rom P 
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4.2.  2 Balance of Ci rcu i t s  
The balance of the c i rcu i t s  was found to diss ipate  about 1.93 watts. 
Savings in  these a r e a s  is not pract ical  as  this power is divided among 
a l a rge  number of small c i rcu i t s .  
4 .2 .3  Hunting Loss  
The power lost  due to hunting w a s  found to be 0. 5 watt which met  
the goal of 2 percent  which was initially set .  
4 .2 .4  Summary  
Based on the above descr ibed measurements ,  the total power 
The dissipation w a s  determined to be 12 wat ts  with 50 watts input. 
efficiency is found f rom these figures to be 76 percent  which is 4 p e r -  
cent lower than the or iginal  goal of 80 percent .  
If the power savings a s  described were  implemented, an  addi-  
t ional 2.27 watts could be saved and this would r a i s e  the efficiency to 
80. 5 percent .  It mus t  be remembered ,  however, that  this improve-  
ment would be at the cost  of s ize  and weight. 
4 .3  250-WATT REGULATOR EVALUATION 
The operation of this unit a lso proved sat isfactory in all r e spec t s  
and stabil i ty of operation was exhibited for all operating conditions. 
F igu res  4-7 through 4-10 a r e  photographs of some of the c r i t i ca l  
c i rcu i t  waveforms. 
section, these photographs may be employed to de te rmine  some of the 
c r i t i ca l  operating pa rame te r s  and they a r e  useful in calculating the 
hunting frequency. 
A s  descr ibed in the 50-watt regulator  evaluation 
Table 4-3 l i s t s  these  pa rame te r s  and the hunting frequency can 
be calculated with the design values a s  64 hz,  and 43 hz with the 
measu red  values.  
f rom Figure  4-8 to be 32 hz. 
quency calculated using the design values and the actual  measu red  
hunting frequency can be largely attr ibuted to  the integrator  constant. 
The measu red  value is 1.6/second while the design value is 2,6/second. 
The actual hunting frequency can  be determined 
The difference between the hunting f r e -  
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(a) V,, ( @ A )  - Vertical:5OV/cm, 
horizontal: 100 p sec / cm (b)  ICbrOA) - Vertical:2OA/cm 
( c )  V,, (OB) - Vertical:5OV/cm 
(d)  IcLr@B) - Vertical:2OA/cmJ 
Figure 4-7.  250-watt OCR switching c i rcu i t  waveforms.  
(b) Peak Holding Comparator  Output - Vert ical :  I OV/cm horizontal: 
- ~ e r t i c a l : 5 ~ / c m  5msec/cm 
(a) Current  Sensing Amplifier Output - Vertical:5V/cm 
( c )  Bistable Output 
(d)  Integrator Output - Vertical:  0 . 5 ~ / c m  I 
Figure  4-8. 250-watt OCR control loop waveforms.  
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1 
I '  
I 
(a)  Clock Output - Vertica1:i OV/cm 
(b)  Ramp Generator  Output - Vertical:5V/cm 
( c )  Comparator  Output - Vert ical :  i OV/cm 
(d)  FF3-A - Vert ical :  i OV/cm 
( e )  FF4-A - Vert ical :  i OV/cm 
( f )  FFl -A - Vert ical :  i OV/cm 
( g )  F F 2 - A  - Vertica1:i OV/cm 
horizontal: 
' 1 0 0  p,sec/cm 
Figure  4-9. 250-watt OCR duty factor modulator waveforms.  
4 - 1 3  
AVsp - Vertical:2V/cm 
AIsp - Vertica1:l OOMA/cm } horizontal:  10 msec/cm 
Figure  4-10. 250-watt OCR solar  panel output 
voltage and cur ren t .  
4 .4  250-WATT OCR EFFICIENCY DISCUSSION 
The p r imary  c i rcu i t  l o s ses  a r e  detailed in  Table 4-4. 
efficiency goal of 90  percent  for this unit w a s  not achieved. 
ured  efficiency was 82. 5 percent ,  and this is somewhat sho r t  of the 
des i r ed  goal. 
The 
The meas- 
The losses ,  as l is ted in Table 4-4, were  calculated in  the s a m e  
manner  a s  for the 50-watt regulator .  
u r e s ,  i t  can be seen  that the single major  loss  appea r s  to be in  the 
switching chokes. 
o r  5 watts could be saved in  these areas. 
efficiency, i t  i s  necessa ry  to improve the core  lo s ses  in  the switching 
chokes. 
f e r r i t e  core was finally chosen as the one having the lowest l o s s e s  per  
pound. Based on calculations i t  s e e m s  that the co re  lo s s  should be l e s s  
than 20 watts in the two chokes; however, the apparent  l o s s  is 20 watts.  
The mechanism for this l o s s  is unknown a t  this t ime,  but investigation 
w i l l  continue during the advanced study p rogram.  
Upon examination of these fig- 
If a l l  of the other l o s s e s  a r e  examined, another 4 
In o r d e r  to improve the 
Various types of c o r e s  were  considered for the design and a 
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d 
Dissipation Area  
Switching Ci rcu i t  
Bias  Power 
Power Loss, 
w a t t s  
3.1 
Switching T r a n s i s t o r s  
Saturation 
Switching 
Input F i l te r  Inductor 
Total  
1 . 0  
2 .8  
2 .1  
44.0 
1 Output F i l te r  Inductor 1 . 7  I I 
Flyback Diodes 
Sensing Res is tor  
Switching Chokes 
Copper 
Cor e 
Duty Fac tor  Modulator 
1 . 1  
2.1 
4 . 2  
20.0 
0 .1  
1 CSA, PHC, Bist ,  and Int. 0 .1  I I 
Switching Regulator and Bias  
C onve r te r 
Hunting Loss  I 
1 .7  
4 . 0  
Table 4-4. Summary  of power lo s ses  in  the 250-watt OCR. 
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5. BATTERY STUDY 
The ba t te ry  tes t ing phase of the p r o g r a m  was  conducted in o rde r  to  
de te rmine  the effects of high frequency charging on bat tery performance.  
Nickel-cadmium, s i lver  -cadmium, and s i lver-zinc ba t te r ies  w e r e  
charged at seve ra l  different  frequencies between 100 Hz  and 1OOK Hz. 
Di rec t  cu r ren t  was  superimposed on the a l te rna te  c u r r e n t  and w a s  of 
such  value that it equaled the required cu r ren t  fo r  a prescr ibed  orbit .  
The ba t te r ies  w e r e  then discharged with dc which w a s  a l s o  of such 
magnitude that it corresponded t o  the same  p resc r ibed  orbi t .  
charge  was  used at the beginning and end of the cycling procedure fo r  
comparison.  The effects  of charging efficiency w a s  observed in this  
manner ,  and in  the case  of the s i lver-zinc bat tery,  the effect of high 
frequency on the t ime a ce l l  charged on the lower s i lver  plateau w a s  
noted. 
A d-c  
The waveform used in the bat tery testing was  a s imple sinewave. 
This  did not conform to  the waveform used in the 0. C. R . ,  but it is  
doubtful that this difference in waveform would have any effect on ba t te ry  
cha rac t e r i s t i c s .  In addition, vented ce l l s  w e r e  used  on this  p rogram,  
whereas  sealed ce l l s  would h a v e  to be used  fo r  ac tua l  miss ions ,  s ince 
nothing w a s  likely to  be gained by using the m o r e  expensive sealed 
cel ls .  
The ba t te r ies  to be charged by the non-dissipative charge  regulator  
w e r e  designed for  one of the two orbits of Case  I and one of the two 
orb i t s  of Case  11. The Case  I orbit  is a highly ell iptical  orbit  (apogee 
and per igee 45, 000 mi les  and 200 miles,  respect ively)  and the Case  I1 
orbi t  i s  a c i r cu la r ,  300-mile orbit .  Orbi ta l  conditions w e r e  designed 
for  each  syst 'em and ba t te r ies  were  then selected to pe r fo rm within the 
power available f r o m  the so l a r  panel-power t r ans fe r  sys tem.  
pertinent cha rac t e r i s t i c s  of the ba t te r ies  w e r e  considered in the designs,  
and some consideration was  given to the th i rd  electrode designs in  
Case  I1 as  a possible means  of lowering ba t te ry  weight. 
A l l  
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5 .1  BATTERY DESIGN 
Case  I 
This involves the use  of a spin stabil ized satel l i te  i n  a highly 
ell iptical  ear th  orbit .  
a t  the solar  panel output te rmina ls .  
20  to 30 vol t s .  
Approximately 50 watts of power a r e  available 
Output voltage will range f rom 
The orbi ta l  periods for Case  I a r e  summar ized  below: 
B -A Orbi t  - 
Apogee 45,000 mi l e s  200,000 mi l e s  
Per igee  200 mi l e s  1 , 0 0 0  mi l e s  
0 rbital  period 21.0 hours  234 hours  
Dark t ime /o rb i t  1 . 0  hour 16 hours  
Charge time /orb i t  2 0 . 0  hours  218 hours  
Orbits / y e a r  418 37. 5 
Since the da rk  t ime to light t ime ra t io  is relat ively sma l l ,  the 
optimum constant power load level for  this ca se  can approach the 
maximum power level available for  recharging. 
panel output of 50 wat ts  and a charge regulator  efficiency of 80 to 
90 percent ,  the power available fo r  recharging the ba t te ry  wil l  be 
40 to 45  watts. 
With a maximum solar  
Bat te r ies  selected for  this application and the conditions under 
which they mus t  operate  a r e  summar ized  in  Tables  5-1 and 5-2. 
F o r  Orbit  A, cel ls  have been selected on the bas i s  of the d ischarge  
cu r ren t ,  depth of d i scharge  and operating tempera ture  range. 
o rde r  to prevent the minimum voltage f rom falling below 12. 0 volts,  
the plateau voltage of a s i lver -cadmium ce l l  under d ischarge  cannot 
f a l l  below 0. 92 volt. 
a t  the C ra te ,  as shown in F igure  5-1. 
the minimum voltage f rom falling below 12. 0 volts,  the plateau 
voltage of a s i lver -z inc  cel l ,  under d ischarge  should not fa l l  below 
1. 3 3  volts. 
of cel l  should not be discharged a t  r a t e s  g rea t e r  than 0. 5C. 
In 
This potential can be maintained a t  -2OOC even 
Simi la r ly ,  in  o r d e r  to  prevent  
F igure  5-2, therefore ,  shows that  a t  -2OOC this type 
Although 
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Figure 5- 1. Silver-cadmium cel l  discharge r a t e  
as  a function of plateau voltage. 
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Figure 5-2. Silver-zinc ce l l  discharge r a t e  
as a function of plateau voltage. 
sma l l e r  cel l  s i ze s  a r e  possible with proper  the rma l  conditioning of the 
bat tery,  the cel l  size selection i s  a l so  controlled by the permiss ib le  
depth of discharge.  F o r  sat isfactory bat tery performance over a mini-  
mum of 100 charge-discharge cycles ,  the depth of discharge should not 
exceed 50 percent .  
In the case  of Orbit  B, ce l l  selection has  been determined by the 
power requirements  during discharge with the depth of discharge l imited 
to 50 percent o r  l e s s .  The percent  of ba t te ry  capacity as a function of 
temperature  and r a t e  of discharge i s  shown in F igure  5-3 fo r  a s i lve r -  
cadmium ce l l  and in  F igure  5-4 for  a low-rate ,  s i lver-zinc cel l .  
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Figure  5-3. Silver-cadmium cel l  ba t te ry  capacity 
as  a function of rate of discharge.  
F o r  both orbi ts ,  the number of ce l l s  f o r  each  ba t te ry  sys t em h a s  
been defined by the minimum discharge voltage level  es tabl ished for  
ba t te ry  operation. In the case  of s i lver-cadmium, a nominal voltage 
of 1 .07  volts pe r  ce l l  w a s  used, and in  the case of s i lver-zinc this  
nominal voltage w a s  1. 5 volts pe r  cel l .  
t em,  a bat tery pack of 13 ser ies-connected ce l l s  is needed. 
s i lver-zinc sys tem,  the number of ce l l s  can be reduced to nine, r e -  
sulting in  a n  appreciable  reduction in ba t te ry  weight. 
F o r  the s i lver -cadmium s y s -  
With the 
It should be noted that although the ba t te ry  sys t ems  f o r  Orbi t  B 
weigh six t i m e s  as  much as  for  Orbit A, approximately 30 times a s  
much power is available during the d a r k  period of Orbi t  B than during 
Orbi t  A.  Usable capaci t ies  a r e  0.  2 to 0 . 3  AHR/lb for  Orbit  A and 1 to  2 
AHR/lb for  Orbit  B. 
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Figure 5-4. Silver-zinc ce l l  ba t te ry  
capacity as a function 
of r a t e  of discharge.  
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5.2 CASE I1 
This  involves the use  of a n  oriented so la r  cel l  a r r a y  in  a c i rcu lar  
e a r t h  orbi t .  
so l a r  panel output te rmina ls .  
volts.  
Approximately 250 watts of power a r e  available a t  the 
Output voltage w i l l  range  f r o m  40 to  50 
Orbi ta l  per iods for the circular  e a r t h  orb i t  of Case  2 were  de-  
r ived  f r o m  Figure  5-5  and a r e  summar ized  as follows: 
Orbi ta l  distance 300 miles 600 mi l e s  
Orbi ta l  per iod 1 .55  hours  1.70 hours  
Dark t ime/or bit  0.59 hours  0.57 hours  
Charge t ime/orbi t  0 .96 'hours  1.13 hours  
Orbi t s  /day 15.5 14.1 
0 r bi t s /ye a r 51 5 3  5651 
Sealed, s intered-plate ,  nickel-cadmium ce l l s  were  se lec ted  for 
this application. 
mined for each  orb i ta l  distance.  
overcharge  in o rde r  to r e t u r n  the cell to maximum capacity.  
maximum solar  panel output of 250 wat ts  and a charge regulator  effi- 
ciency of 80 to  90 percent ,  the power available for  recharg ing  w i l l  be 
between 200 and 225 watts.  
The optimum constant power load levels  were  d e t e r -  
These values a s s u m e  a 25-percent  
With a 
102 lo3 10' 105 
ORBIT ALTITUDE, MILES 
Figure  5-5. Orbi ta l  data.  
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The optimum constant power load levels  w e r e  determined by con- 
sideration of the following factors :  
1 .  The satell i te power load levels  a re  identical  during the light 
and d a r k  per iods of each  orbi t .  
2.  Fo r  complete recharge ,  125 percent  of ba t te ry  capacity r e -  
moved mus t  be returned.  
The following simplified relationship w a s  der ived to enable opti- 
mum power levels to be calculated: 
where 
PT = Total power available f r o m  optimum charge regulator 
Pd = Watts available during charge o r  discharge 
tc 
td 
qi = Current  efficiency, a s sumed  to be 0 .80  
= Time for charging, hours  
= Time for discharge,  hours  
For  the 300-mile orbit ,  a 200-watt r echa rge  capability would 
allow a maximum continuous discharge of 113 watts during the en t i re  
orbi t  and a s s u r e  complete recharge  of thz bat tery during the light o r  
recharge per iod of the orbit .  By increasing this r echa rge  capability to 
225 watts, the maximum continuous discharge level  would be increased  
to 1 2 7  watts. 
recharged a t  200 watts o r  138 w a t t s  could be discharged i f  recharged  
at the 225-watt level. 
For  the 600-mile orbit ,  123 w a t t s  could be discharged and 
The number of cel ls  requi red  for the miss ion  w a s  based on a d i s -  
charge voltage of 1 . 2  volts pe r  cel l  a t  25OC and a ba t te ry  operating 
voltage range of 25 to 34 volts. A s e r i e s  connected 28-cell nickel-  
cadmium bat tery would show 33.6 volts during discharge a t  25 C.  
load a t  -2OoC, this bat tery voltage would be reduced by approximately 
0.1 volt per  cel l  to 30.8 volts. Similar ly  a 22  cel l  bat tery would p ro -  
duce 26.4 volts a t  25OC and 24.2 volts a t  -2OOC under load. 
0 Under 
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The s ize  of each  bat tery cel l  w a s  de te rmined  by the optimum 
charge  r a t e  with the depth of discharge l imited to 50 percent .  
se lec ted  for this application and the conditions under which they must  
opera te  are  summar ized  in  Tables  5-3 and 5-4. 
C/15 has  been assumed.  
Bat te r ies  
A charging r a t e  of 
Size I'A" cor responds  to the conventional ce l l  and i t s  s i ze  w a s  
de te rmined  by multiplying the optimum charge c u r r e n t  by 15. 
the minimum cel l  s i ze  for  charging a t  the C/ i  5 r a t e .  
cadmium cel ls  a r e  a l so  available with a " third electrode ' '  (Genera l  
E l e c t r i c )  or  "adhydrode" (Gulton). This type of ce l l  a l lows higher 
charge  r a t e s  (C/2) without increasing in te rna l  cel l  p r z s s u r e .  Evolved 
gases  are  caused to recombine a t  a r a t e  i n  equi l ibr ium with the r a t e  of 
evolution. 
de te rmined  by multiplying the charge cu r ren t  by 2. 
that  p e r m i t s  higher charge r a t e s  is  the "Stabister" sys t em (Sonotone- 
Mallory).  
cu r ren t  around fully charged ce l l s .  Since a smaller, l ighter ba t te ry  
could be used with a minimum l o s s  of t ime for recharging,  these 
cel ls  should be considered. 
This  i s  
Sealed nickel-  
Size "Bl' cor responds  to this type of cell .  I ts  s ize  w a s  
Another method 
This is a dual diode circui t  which d ive r t s  e x c e s s  charge 
Recent  conversations with Sonotone have centered  around the use  
of coulometers  for measuring battery s ta te-of-charge as w e l l  as for 
l imiting overcharge.  
5 . 3  TEMPERATURE EFFECTS 
Bat te ry  cha rac t e r i s t i c s  during charge and d ischarge  a r e  affected 
A review of r ecen t  NAD Crane  and Inland by the ambient  tempera ture .  
Tes t  Labora tor ies  r epor t s  (QE/C 65-356 and NAS 5-1048, 1965) leads 
to the conclusion that both cel l  capacit ies and cycle life are  de t r iment -  
a l ly  affected by high t empera tu res .  Figure 5-6, Bat te ry  capacity ver  - 
sus  t empera tu re ,  i l lus t ra tes  the fact  that t empera tu res  above 25OC 
immediately reduce the init ial  capacity of nickel-cadmium cel ls .  
fur ther  observat ion is that less than 50 percent  of r a t e d  capacity r e -  
mains  a f te r  4200 cycles  at 1.5 hours  each when a t empera tu re  of 4OoC 
is used. It is recommended,  therefore,  that  ambient  t e m p e r a t u r e s  of 
nickel-cadmium ba t t e r i e s  be confined to  the range of -20' t o  t4OoC. 
A 
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Number  
of C e l l s  
22 
Charging Discharg ing  
OCR Output Time T i m e  
(watts) ( h r s )  Wat t s  Vol t s  Amps  ( h r s )  Watts  Volts Amps  
200 0.96 8 7  31. 5 2. 76 0 . 5 9  113 26. 4 4. 25 
Number  
of C e l l s  
22 
28 
28 
Number  
of C e l l s  
225 0. 96 98  31. 5 3 .11 0. 59 127 26 .4  4. 80  
200 0. 96 8 7  40. 0 2. 17 0. 59 113 33. 6 3. 36 
225 0 .  96 98  40. 0 2 .45  0 . 5 9  127 33. 6 3. a 0  
22 I 22 
200  
225 
200 
225 
I 28  
41 5 2. 50 105 6.  5 39 2. 50 14. 3 
46 5 2. 8 3  121 7 . 4  39 2. a 3  16. 3 
32 5 1. 98 109 5.2 38 1. 98 14. 5 
37 5 2. 25 123 5. 8 39 2 .25  15. 2 
Cel l  S ize  "A" I C e l l  S i z e  "B" 
OCR Output  
(wat t s )  
P e r c e n t  B a t t e r y  P e r c e n t  B a t t e r y  
Capaci ty  Depth of Discharge  Weight  Capac i ty  Depth of  D i s c h a r g e  Weight  
o c ~ ~ ~ $ u t  I Amp-Hrs  I D i s c h a r g e  I A m p - H r s  I ( lbs )  I A m p - H r s  IDischarge  1 A m p - H r s  I ( Ibs)  
Charg ing  Discharg ing  
Time T i m e  
( h r s )  Watts  Volts Amps  ( h r s )  Wat t s  Volts AmDs 
200 
225 
200 
225 
Table 5 - 3 .  Case  11, 300 mi le  orbi t .  
1 .  13  77 31. 5 2 .44  0. 57 123 26. 4 4. 64 
1. 13 87 3 1 .  5 2 .76  0. 57 138 26. 4 5 .20  
1. 13 77 40.0 1. 92 0. 57 123 33. 6 3. 67 
1. 13  87 4 0 . 0  2. 17 0. 57 138 33. 6 4. I 1  
Ce l l  Size "A" 
P e r c e n t  B a t t e r y  
Capac i ty  Depth of Discharge  Weight 
A m p - H r s  Discharge  Amp-Hrs  ( lb s )  
Cel l  S ize  "B" 
P e r c e n t  Bat te ry  
Capac i ty  Depth of D i s c h a r g e  Weight 
A m p - H r s  Discharge  A m p - H r s  ( l b s )  
Number  
of C e l l s  
36 
4 1  
28 
32 
OCR Output 
(wat t s )  
1::: , 1 6 2. 6 5  97 5. 8 46 6 2 .95  105 6. 5 46 
6 2 . 1 0  95  4 . 6  46 2 .10  
6 2. 34 109 5 . 2  4 5  2. 34 
- 
I 
22 I 225 I 
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Figure 5-6. Bat tery capacity ve r sus  tempera ture .  
The s i lver  -zinc and s i lver  -cadmium batte-ries being considered in  
Case  I encounter similar temperature  effects.  
mus t  be considered during the long charge per iod (i. e . ,  20  and 218 hours) .  
Storage of ba t te r ies  a t  t empera tures  of 7OoC ( 1 6 O O F )  r e su l t s  in a capa-  
city loss  of 50 percent  in  two days. A reasonable  tempera ture  range for 
future  experiments  is -20 At 4OoC, the capacity lo s s  would 
be 1 . 0  to 1 . 5  percent  per  day. 
The r a t e  of self-discharge 
0 to t25OC. 
5.4 BATTERY TESTING PROGRAM 
The bat tery testing phase of the pro jec t  w a s  designed to determine 
the effects of the optimum charge regulator on ba t te ry  per formance .  
The par t icular  concern w a s  the possible effect  of a high frequency compo- 
nent on charging efficiency. 
Si lver-cadmium and s i lver-zinc cel ls  were  used for testing in  a 
simulated Case  I, Orbi t  A, and nickel-cadmium cel ls  were  used for the 
5 - i i  
Cell  Type Cel ls  pe r  Bat tery tcy hours IC, a m p s  Id, amps 
Ni-Cd 8 1 2.17 k0.7 2.40 
Ag-Cd 8 20 0 .110  k 0 . 0 4 0  2.7 
Ag-Zn 6 20 0.140 t 0.040 2.8 - 
Table 5-5. T e s t  p rocedure .  
In Table 5-5, t i s  the charge time in  hours ,  I i s  the charge  
and  Id is the discharge cu r ren t  
C C 
cu r ren t  (DC f AC) in  a m p e r e s ,  
(DC ) i n  amperes .  
u r e  designating the amplitude of the AC sine wave. Thus, for the 
nickel-cadmium charging t e s t s  the mean  value w a s  2.17 a m p e r e s  but 
the cur ren t  var ied f r o m  2.17 * O .  7 a m p e r e s .  
commenced with each  bat tery,  it w a s  charged with DC at the mid-  
point value for  a r e fe rence  point. 
subsequent charge cycles w e r e  done at 0.1 khz, 1 khz, 10 khz, and 
100  khz, except for the nickel-cadmium cel ls .  
c u r r e n t s  drawn with these cells,  30 khz w a s  the highest  frequency 
the charger  could provide.  
DC charge was  made  to determine i f  there  were  any permanent  effects 
of the AC charging. In some  c a s e s  additional DC charges  were  a l s o  
made. 
Following the value of the charge  cu r ren t  is the fig- 
Before the AC charging 
Following the init ial  DC charging, 
Due to the higher 
After these t e s t s  were  completed, a final 
5-12 
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5.4.  1 Instrumentation 
The bat tery t e s t e r  consis ts  of a charge -discharge circui t ,  voltage 
senso r ,  and timing logic. The tes ter  opera tes  as follows: 
5 .4 .1 .1  Charge/Discharge Circuit .  The charge/discharge circui t ,  as 
shown i n  F igure  5-7, cons is t s  of a sense ampl i f ie r ,  two voltage r e f e r -  
ences ,  and two power amplif iers .  The voltage r e fe rences  a r e  zener  
diodes;  the r e fe rence  for the charge c i rcu i t  includes provision for 
modulation of the charge cu r ren t  by means  of a n  ex terna l  osci l la tor .  
The power ampl i f ie rs  a r e  high cur ren t  gain units composed of si l icon 
power t r ans i s to r s .  
quency t r ans i s to r s  to obtain wide bandwidth so  that the higher modula- 
tion frequencies  can be accommodated. The c i rcu i t  for both modes is 
closed loop feedback ampl i f ie rs  utilizing a 1 -ohm sensing r e s i s t o r  to 
maintain constant output in  spite of bat tery voltage and impedance. 
The power amplifier for the charger  u s e s  high f r e -  
5.4.  1 . 2  Voltage Sensor .  
d i r ec t  coupled amplif ier  and a voltage re ference .  
i s  compared  to the voltage reference.  
below a p r e s e t  level, a r e l ay  i s  made to actuate ,  signalling the p r e -  
sence  of low voltage and automatically terminat ing the d ischarge .  
t ime allowed for the discharge pa r t  of the cycle is, in all cases ,  long 
enough that the cut-off level will be reached.  During the charge p a r t  
of the cycle, voltages in  excess  of this cut-off level  w i l l  a l w a y s  be 
maintained. 
The voltage sensor  cons is t s  of a high gain 
The ba t te ry  voltage 
When the ba t te ry  voltage drops  
The 
5 .4 .1 .3  Timing Logic. 
the p r e s e t  value of each cu r ren t  is automatically selected al ternately,  
one hour for each, on a recyc le  basis .  
a n  insufficient bat tery voltage during a d ischarge  cycle, the d ischarge  
is te rmina ted  and the balance of the hour is spent  on open circui t .  
ning t ime me te r  s r e c o r d  actual  charge and d ischarge  t ime.  
Charge or discharge  mode is selected by r e l ays ;  
Should the voltage senso r  signal 
Run- 
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Figure  5 - 7 .  Schematic diagram. 
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5.4.2 Resul ts  of Silver -Cadmium Bat tery Tes t  
The cu r ren t  efficiencies, vi, for the s i lver  -cadmium bat tery 
w e r e  lower than anticipated, although they did increase  somewhat, as  
can be seen  in Table 5 - 6  with cycling. Beginning with the fifth cycle, 
it  is  noticed that the d-c  charges  resul ted in cu r ren t  efficiencies of 
0.96 f 0.01 and that the charges  with a n  a - c  component were  decidedly 
lower.  There  is no efficiency trend with frequency, however, and con- 
s ider ing all of the r e su l t s  i t  is difficult to draw the conclusion that the 
a - c  component adverse ly  affected the charge efficiency. Such a n  effect 
would be difficult to understand since i t  w a s  definitely not found for the 
s i lver  -zinc or nickel-cadmium bat ter ies ,  and the s i lver  -cadmium has 
a n  electrode common to each  of the two other bat ter ies .  
F, hz 
D.C. 
100 
D.C. 
1000 
D. C. 
100 
D.C.  
1000 
I o4 
1 o5 
D. C.  
h r  s 
tC’ 
20.0 
20.0 
20.0 
20.0 
20.1 
20.0 
20.0 
20.0 
20.0 
20.1 
20.0 
hr  s td’ 
0. 56 
0. 67 
0.73 
0. 76 
0. 78 
0. 71 
0.79 
0. 74 
0. 71 
0.73 
0.77 
tdId, a m p  h r s  
1.50 
1 .80  
1.97 
2.06 
2.12 
1.91 
2.14 
1.99 
1 .92  
1.98 
2.08 
Charge Curren t ,  I = 0. I 1  0 f 0.040 a m p s  
Discharge Curren t ,  Id = 2.70 a m p s  
Discharge Cut-Off = 8.0 volts 
C 
v i  
0.68 
0.82 
0.89 
0.94 
0 .96  
0.87 
0.97 
0.91 
0.87 
0.89 
0 .95  
Table 5-6. Silver -cadmium battery,  8-cells.  
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An interest ing observat ion made about the s i lver  -cadmium bat te ry  
Discharge cycling was that the upper s i lver  plateau w a s  never reached.  
w a s  terminated a t  8 volts (1  volt per  ce l l )  and  only 22 percent  of the 
nominal capacity w a s  charged back f r o m  that point. Since all of the 
charging w a s  done along the lower s i lver  plateau, the ba t te ry  opera ted  
with very  high voltage efficiency. 
volts (1.15 to 1 .19 volts pe r  ce l l )  and m o s t  of the d ischarge  occur red  
a t  about 8.6 volts, for a mean  voltage efficiency of m o r e  than 90 p e r -  
cent. 
voltage for the 13-cell  ba t te ry  of Case  I, Orbi t  A would be no m o r e  
than 15.4 volts, instead of 20.8 volts as indicated in  Table 5-1. 
Charging occur red  a t  9 . 2  to 9. 5 
Since the upper s i lver  plateau w a s  never reached,  the ba t te ry  
5.4. 3 Results of Silver -Zinc Bat te ry  T e s t  
Table 5-7 shows the r e su l t s  of the s i lver -z inc  ba t te ry  testing. 
It is noted that cu r ren t  efficiencies were  v e r y  high and were  dropping 
slightly with cycling but there  w a s  no indication that the a - c  component 
w a s  affecting this  efficiency, 
cells  by the s ixth cycle, but this is  no rma l  for this type of cell .  
secondary s i lver  -zinc ba t t e r i e s  have only a l imited amount  of r echa rge  
ability. 
There  w a s  visible de te r iora t ion  of the 
Most 
An interesting observation w a s  made concerning the t ime to r e a c h  
the upper s i lver  plateau during the charging operat ions.  
ing table the t imes  requi red  to r e a c h  the upper s i lver  plateau are  shown. 
In Table 5-8, the column headed f ,  hz, is the frequency in  her tz .  The 
columns headed E 
the f i r s t ,  second, e t c . ,  e lec t rodes  to r e a c h  the upper charging plateau. 
Since the charge w a s  always te rmina ted  a t  20 hours ,  not all e lec t rodes  
reached  the second charging plateau. In fact ,  on the f i r s t  charge,  only 
one electrode did and it reached that point only a few minutes  before the 
charging w a s  stopped. 
e lectrodes reached the upper plateau and reached  i t  e a r l i e r .  
f inal  d - c  charge,  this t rend  w a s  r e v e r s e d  and  only th ree  e lec t rodes  
reached  the second plateau, but the si tuation w a s  worse  than i t  w a s  with 
the original d - c  charge .  
In the follow- 
E2,  e t c . ,  refer to the t ime in hours  r equ i r ed  for  
1' 
It w a s  seen  that a t  higher f requencies ,  m o r e  
On the 
It would appear  that  high frequency charging 
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I f ,  hz 1 tc, hours  I tdId, a m p  -hour s 
d - c  
i o 0  
1000 
1 o4 
1 o5 
d - c  
20.0 1.01 2.83 
20.4 1.02 2.86 
20 .0  0.99 2.78 
20.0 0.99 2.78 
20.0 0.98 2.76 
20.0 0.98 2.76 
‘i 
1.01 
1.00 
9 .99  
0.99 
0.98 
0.98 
i o 4  
l o 5  
Charge Current ,  I = 0.140 *O. 040 amps  
Discharge Curren t ,  Id = 2.80 amps  
Discharge Cut -Off = 8.5  volts 
C 
18.7 
18.2 
Table 5-7. Silver -zinc battery,  6-cells.  
f ,  hz I E 
1 
T- 1000 18.9 
d-c  I 18.5 
E2 
xx 
19.6 
19.2 
18 .3  
18.6 
E3 
xx 
18.6 
18.8 
=4 
xx 
19.7 
E5 
xx 
E6 
xx 
Table 5-8. T ime of charge on lower s i lver  plateau. 
has  a s m a l l  but definite adverse  effect on charge acceptance on the lower 
s i lver  plateau. 
testing since.only 22 percent  of nominal capacity w a s  charged into those 
cel ls ,  whereas  37 percent  of the nominal capacity w a s  charged into the 
s i lver  -zinc cel ls .  
This effect did not show up with the s i lver-cadmium 
One interpretat ion of Table 5-7 is that a given column 
r e p r e s e n t s  the effects of a given electrode in every  case .  This  may be 
t rue  but since individual e lec t rodes  were  not m n i t o r e d  i t  w a s  not pos-  
sible to show this.  The fact  that an electrode moved f rom one s i lver  
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plateau to the next w a s  shown by a s h a r p  voltage jump in the ba t te ry  of 
about 0 .25  volt. 
5.4.4 Results of Nickel-Cadmium Bat te ry  T e s t  
The r e su l t s  of the nickel-cadmium bat te ry  testing a r e  given in  
It w i l l  be seen  that 7. is seldom l e s s  than Tables 5-9 through 5-14. 
100  percent  and is often higher than 100 percent .  
in excess  of 100 percent  a r e  commonly found with nickel-cadmium 
bat te r ies .  
cycle (and for many cycles when the depth-of-discharge is ve ry  low, 
a s  i t  is in  this c a s e )  a considerable amount of that ma te r i a l  can be 
real ized.  But for many deep d ischarges ,  of course ,  the maximum 
value of 17. i s  100 percent .  
1 
Cur ren t  efficiencies 
Some of the active ma te r i a l s  only slowly r e a c t  and for one 
1 
It is  c lear  when examining the tables  for the nickel-cadmium 
te s t s  that the efficiencies were  very high and unaffected by ei ther  
cycling or high frequency charging. 
ally not a s t rong point of nickel-cadmium cel ls ,  but when the depth-of- 
discharge is very  low (about 6-1/2 percent  in this c a s e )  than the 
cu r ren t  efficiency is normally very  high. 
High cu r ren t  efficiency is gener - 
The discharge cu r ren t  was changed f rom 3.36 to 2.40 a m p e r e s  
in o rde r  to coincide exactly with the ba t te ry  designed for the 300-mile 
orbi t  of Case 11, with 225 watts f rom the OCR. The discharge cu r ren t  
i s  given in Table 5-3 a s  4.80 a m p e r e s ,  but the bat tery capacity is given 
a s  46 ampere-hours .  
discharge cu r ren t  had to be 2.40 a m p e r e s .  
amount of cycling a t  3.36 a m p e r e s  discharge a r e  a l so  included. 
Since our cel ls  a r e  only 23 ampere-hours ,  this 
Some re su l t s  of a l imited 
5 .5  GENERAL CONCLUSIONS 
The r e su l t s  of the bat tery testing p rogram would indicate that, 
under the conditions prevail ing during the testing, the high frequency 
component has  no degrading effects.  
noted previously for the t ime of charging on the lower s i lver  plateau 
with si lver e lectrode cells.  
nickel-cadmium cel ls  were  cycled a t  a very  shallow depth of discharge.  
A possible exception is the effect  
But it ought to  be born in mind that the 
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When cycled at g r e a t e r  depths of discharge these ce l l s  notoriously go 
into a n  overcharge  condition and yield r a the r  poor cu r ren t  efficiencies.  
F u r t h e r  work  should be done to determine i f  the high frequency compo- 
nent has  any effect under conditions of g rea t e r  depth of discharge.  
More extensive work should a l so  be done to c lar i fy  the effects noted on 
s i lver  e lectrodes.  
The p r i m e  emphas i s  in th i s  study p r o g r a m  w a s  the optimum charge 
regulator  design. 
termine the effects of a n  OCR on the ba t te ry  performance.  
reason ,  a minimum effort  w a s  expended on the ba t te ry  study phase. 
The ba t te ry  study w a s  only c a r r i e d  far enough to de-  
For  th i s  
H r  s 
tC 
0 .  97 
0 . 9 7  
0 . 9 7  
0 .  97 
0 .  97 
0 .  97 
0 .  97 
0 .  97 
0 . 9 7  
tcIc, Amp-Hrs  
2.10 
2.10 
2.10 
2.10 
2.10 
2.10 
2 .10  
2. 10 
2 .10  
td, H r s  
0. 66 
0. 66 
0. 65 
0. 62 
0. 64 
0. 63  
0. 59 
0. 64 
0. 64 
tdId, Amp-Hrs  
2.22 
2.22 
2. 18 
2. 08 
2. 15 
2.12 
1. 98  
2. 15 
2. 15  
‘i 
1. 06 
1. 06 
1. 04 
0 . 9 9  
1.02 
1 .01  
0 . 9 4  
1.02 
1.02 
Charge Curren t ,  I 
C 
= 2. 17 -t 0 . 7 0  a m p s  - 
A-C Component Frequency = 100 hz 
Id Di  s charge  Curren t ,  
Discharge  Cut-off = 8. 0 volts 
= 3.36 a m p s  
R e m a r k s  
D-C charge  
I 
Table 5-9 .  Nickel-cadmium bat tery,  8 cel ls .  
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Xr s 
tC , 
0. 96 
0 . 9 7  
0 . 9 7  
0 . 9 7  
0 . 9 7  
0 . 9 7  
0 . 9 7  
0 . 9 7  
0 . 9 7  
0. 97 
0. 97 
0 . 9 7  
0. 97 
0. 97 
0. 97 
t-1- , Amp -Hr s 
2. 08 
2.10 
2.10 
2.10 
2.10 
2.10 
2.10 
2.10 
2.10 
2 .10  
2. 10 
2.10 
2.10 
2.10 
2 .10  
td, H r s  
0. 63 
0. 56 
0.63 
0. 63 
0. 55 
0. 64 
0. 63 
0. 63 
0. 63 
0. 63 
0. 63 
0. 63 
0. 64 
0. 63 
0. 63 
Charge Curren t ,  IC 
tdId, Amp -Hr s 
2.12 
1. 88 
2.12 
2.12 
1. a 5  
2. 15  
2.12 
2.12 
2.12 
2.12 
2.12 
2.12 
2. 15 
2.12 
2.12 
'i 
~ ~~ 
1.02 
. 9 0  
1 .01 
1.01 
.88  
1.02 
1.01 
1 .01  
1 .01  
1.01 
1.01 
1.01 
1.02 
1.01 
1.01 
= 2.17 t 0. 70 a m p s  - 
A-C Component Frequency  = 1K hz 
Discharge Curren t ,  Id = 3.36 amps 
Discharge Cut-off = 8. 0 volts 
R e m a r k s  
Table 5-10. Nickel-cadmium bat tery,  8 cel ls .  
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= 1.555 + 0.50 amps  Charge  Curren t ,  IC - 
A-C Component Frequency = 100 hz 
Id Discharge  Curren t ,  
Discharge  Cut-off = 8. 0 volts 
= 2 . 4 0  a m p s  
Table 5-1 1. Nickel-cadmium bat tery,  8 cells. 
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H r s  
tC 
0. 96 
0. 96 
0 . 9 7  
0. 96 
0 . 9 7  
0. 96 
0 .97  
0 . 9 7  
0. 96 
0 .97  
0. 97 
0. 96 
0. 97 
tcIc, A m p - H r s  
1. 50 
1. 50 
1. 51 
1. 50 
1. 51 
1. 50 
1. 51 
1. 51 
1. 50 
1. 51 
1. 51 
1. 50 
1. 51 
td, H r s  
0. 63 
0 .62  
0 . 6 6  
0 .64  
0. 64 
0. 63 
0. 63 
0. 63  
0. 63  
0. 62 
0. 6 3  
0 . 6 3  
0 . 6 3  
tdId, A m p - H r s  
1. 51 
1.49 
1. 58 
1 .54  
1.54 
1. 51 
1. 51 
1. 51 
1. 51 
1 .49  
1. 51 
1. 51 
1. 51 
‘i 
1 .01  
0 . 9 9  
1. 05  
1. 0 3  
1.02 
1 .01  
1 .00  
1.00 
1.01 
0 . 9 9  
1 . 0 0  
1 . 0 1  
1 .00  
Charge  C u r r e n t ,  I 
C 
= 1. 555 t 0. 50 a m p s  - 
A - C  Component F r e q u e n c y  = 1K hz 
Discharge  C u r r e n t ,  Id = 2.40  amps 
D i  s charge  Cut  - off = 8 . 0  volts 
R e m a r k s  
D-C c h a r g e  
Table  5- 12. Nickel-cadmium b a t t e r y ,  8 cells. 
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H r  s 
tC * 
R e m a r k s  ' 
0. 96 
0. 96 
0.97 
0 .96  
0. 96 
0 .97  
0. 96 
0. 96 
0 .97  
0. 96 
0. 96 
0. 96 
tcIc,  Amp-Hrs  
~ 
1. 50 
1. 50 
1. 51 
1. 50 
1. 50 
1. 51 
1. 50 
1. 50 
1. 51 
1. 50 
1. 50 
1. 50 
td, H r s  
0. 63  
0. 63 
0.62 
0. 62 
0. 62 
0. 62 
0. 63 
0. 63  
0. 63 
0. 62 
0. 63 
0. 62 
tdId, Amp -Hr  s 
1. 51 
1. 51 
1 .49  
1 .49  
1 .49  
1 .49  
1. 51 
1. 51 
1. 51 
1 .49  
1. 51 
1 . 4 9  
'i 
1 .01  
1 .01  
0 .99  
0 .99  
0 .99  
0 .99  
1 . 0 1  
1 .01  
1 .00  
. 9 9  
1 . 0 1  
. 9 9  
IC Charge Curren t ,  
= 1. 555 t 0 .50  a m p s  - 
A-C Component Frequency  = 30K hz 
Discharge  Cur ren t ,  Id = 2 .40  a m p s  
Discharge  Cut-off = 8 . 0  volts 
I 
D-C cha rge  
~~ 
Table 5-  14. Nickel-cadmium bat te ry ,  8 cells. 
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